Kconfig 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. #
  2. # EDAC Kconfig
  3. # Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
  4. # Licensed and distributed under the GPL
  5. #
  6. menuconfig EDAC
  7. bool "EDAC (Error Detection And Correction) reporting"
  8. depends on HAS_IOMEM
  9. depends on X86 || PPC
  10. help
  11. EDAC is designed to report errors in the core system.
  12. These are low-level errors that are reported in the CPU or
  13. supporting chipset or other subsystems:
  14. memory errors, cache errors, PCI errors, thermal throttling, etc..
  15. If unsure, select 'Y'.
  16. If this code is reporting problems on your system, please
  17. see the EDAC project web pages for more information at:
  18. <http://bluesmoke.sourceforge.net/>
  19. and:
  20. <http://buttersideup.com/edacwiki>
  21. There is also a mailing list for the EDAC project, which can
  22. be found via the sourceforge page.
  23. if EDAC
  24. comment "Reporting subsystems"
  25. config EDAC_DEBUG
  26. bool "Debugging"
  27. help
  28. This turns on debugging information for the entire EDAC
  29. sub-system. You can insert module with "debug_level=x", current
  30. there're four debug levels (x=0,1,2,3 from low to high).
  31. Usually you should select 'N'.
  32. config EDAC_DEBUG_VERBOSE
  33. bool "More verbose debugging"
  34. depends on EDAC_DEBUG
  35. help
  36. This option makes debugging information more verbose.
  37. Source file name and line number where debugging message
  38. printed will be added to debugging message.
  39. config EDAC_MM_EDAC
  40. tristate "Main Memory EDAC (Error Detection And Correction) reporting"
  41. help
  42. Some systems are able to detect and correct errors in main
  43. memory. EDAC can report statistics on memory error
  44. detection and correction (EDAC - or commonly referred to ECC
  45. errors). EDAC will also try to decode where these errors
  46. occurred so that a particular failing memory module can be
  47. replaced. If unsure, select 'Y'.
  48. config EDAC_AMD64
  49. tristate "AMD64 (Opteron, Athlon64) K8, F10h, F11h"
  50. depends on EDAC_MM_EDAC && K8_NB && X86_64 && PCI && CPU_SUP_AMD
  51. help
  52. Support for error detection and correction on the AMD 64
  53. Families of Memory Controllers (K8, F10h and F11h)
  54. config EDAC_AMD64_ERROR_INJECTION
  55. bool "Sysfs Error Injection facilities"
  56. depends on EDAC_AMD64
  57. help
  58. Recent Opterons (Family 10h and later) provide for Memory Error
  59. Injection into the ECC detection circuits. The amd64_edac module
  60. allows the operator/user to inject Uncorrectable and Correctable
  61. errors into DRAM.
  62. When enabled, in each of the respective memory controller directories
  63. (/sys/devices/system/edac/mc/mcX), there are 3 input files:
  64. - inject_section (0..3, 16-byte section of 64-byte cacheline),
  65. - inject_word (0..8, 16-bit word of 16-byte section),
  66. - inject_ecc_vector (hex ecc vector: select bits of inject word)
  67. In addition, there are two control files, inject_read and inject_write,
  68. which trigger the DRAM ECC Read and Write respectively.
  69. config EDAC_AMD76X
  70. tristate "AMD 76x (760, 762, 768)"
  71. depends on EDAC_MM_EDAC && PCI && X86_32
  72. help
  73. Support for error detection and correction on the AMD 76x
  74. series of chipsets used with the Athlon processor.
  75. config EDAC_E7XXX
  76. tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
  77. depends on EDAC_MM_EDAC && PCI && X86_32
  78. help
  79. Support for error detection and correction on the Intel
  80. E7205, E7500, E7501 and E7505 server chipsets.
  81. config EDAC_E752X
  82. tristate "Intel e752x (e7520, e7525, e7320) and 3100"
  83. depends on EDAC_MM_EDAC && PCI && X86 && HOTPLUG
  84. help
  85. Support for error detection and correction on the Intel
  86. E7520, E7525, E7320 server chipsets.
  87. config EDAC_I82443BXGX
  88. tristate "Intel 82443BX/GX (440BX/GX)"
  89. depends on EDAC_MM_EDAC && PCI && X86_32
  90. depends on BROKEN
  91. help
  92. Support for error detection and correction on the Intel
  93. 82443BX/GX memory controllers (440BX/GX chipsets).
  94. config EDAC_I82875P
  95. tristate "Intel 82875p (D82875P, E7210)"
  96. depends on EDAC_MM_EDAC && PCI && X86_32
  97. help
  98. Support for error detection and correction on the Intel
  99. DP82785P and E7210 server chipsets.
  100. config EDAC_I82975X
  101. tristate "Intel 82975x (D82975x)"
  102. depends on EDAC_MM_EDAC && PCI && X86
  103. help
  104. Support for error detection and correction on the Intel
  105. DP82975x server chipsets.
  106. config EDAC_I3000
  107. tristate "Intel 3000/3010"
  108. depends on EDAC_MM_EDAC && PCI && X86
  109. help
  110. Support for error detection and correction on the Intel
  111. 3000 and 3010 server chipsets.
  112. config EDAC_I3200
  113. tristate "Intel 3200"
  114. depends on EDAC_MM_EDAC && PCI && X86 && EXPERIMENTAL
  115. help
  116. Support for error detection and correction on the Intel
  117. 3200 and 3210 server chipsets.
  118. config EDAC_X38
  119. tristate "Intel X38"
  120. depends on EDAC_MM_EDAC && PCI && X86
  121. help
  122. Support for error detection and correction on the Intel
  123. X38 server chipsets.
  124. config EDAC_I5400
  125. tristate "Intel 5400 (Seaburg) chipsets"
  126. depends on EDAC_MM_EDAC && PCI && X86
  127. help
  128. Support for error detection and correction the Intel
  129. i5400 MCH chipset (Seaburg).
  130. config EDAC_I82860
  131. tristate "Intel 82860"
  132. depends on EDAC_MM_EDAC && PCI && X86_32
  133. help
  134. Support for error detection and correction on the Intel
  135. 82860 chipset.
  136. config EDAC_R82600
  137. tristate "Radisys 82600 embedded chipset"
  138. depends on EDAC_MM_EDAC && PCI && X86_32
  139. help
  140. Support for error detection and correction on the Radisys
  141. 82600 embedded chipset.
  142. config EDAC_I5000
  143. tristate "Intel Greencreek/Blackford chipset"
  144. depends on EDAC_MM_EDAC && X86 && PCI
  145. help
  146. Support for error detection and correction the Intel
  147. Greekcreek/Blackford chipsets.
  148. config EDAC_I5100
  149. tristate "Intel San Clemente MCH"
  150. depends on EDAC_MM_EDAC && X86 && PCI
  151. help
  152. Support for error detection and correction the Intel
  153. San Clemente MCH.
  154. config EDAC_MPC85XX
  155. tristate "Freescale MPC83xx / MPC85xx"
  156. depends on EDAC_MM_EDAC && FSL_SOC && (PPC_83xx || MPC85xx)
  157. help
  158. Support for error detection and correction on the Freescale
  159. MPC8349, MPC8560, MPC8540, MPC8548
  160. config EDAC_MV64X60
  161. tristate "Marvell MV64x60"
  162. depends on EDAC_MM_EDAC && MV64X60
  163. help
  164. Support for error detection and correction on the Marvell
  165. MV64360 and MV64460 chipsets.
  166. config EDAC_PASEMI
  167. tristate "PA Semi PWRficient"
  168. depends on EDAC_MM_EDAC && PCI
  169. depends on PPC_PASEMI
  170. help
  171. Support for error detection and correction on PA Semi
  172. PWRficient.
  173. config EDAC_CELL
  174. tristate "Cell Broadband Engine memory controller"
  175. depends on EDAC_MM_EDAC && PPC_CELL_COMMON
  176. help
  177. Support for error detection and correction on the
  178. Cell Broadband Engine internal memory controller
  179. on platform without a hypervisor
  180. config EDAC_PPC4XX
  181. tristate "PPC4xx IBM DDR2 Memory Controller"
  182. depends on EDAC_MM_EDAC && 4xx
  183. help
  184. This enables support for EDAC on the ECC memory used
  185. with the IBM DDR2 memory controller found in various
  186. PowerPC 4xx embedded processors such as the 405EX[r],
  187. 440SP, 440SPe, 460EX, 460GT and 460SX.
  188. config EDAC_AMD8131
  189. tristate "AMD8131 HyperTransport PCI-X Tunnel"
  190. depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
  191. help
  192. Support for error detection and correction on the
  193. AMD8131 HyperTransport PCI-X Tunnel chip.
  194. Note, add more Kconfig dependency if it's adopted
  195. on some machine other than Maple.
  196. config EDAC_AMD8111
  197. tristate "AMD8111 HyperTransport I/O Hub"
  198. depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
  199. help
  200. Support for error detection and correction on the
  201. AMD8111 HyperTransport I/O Hub chip.
  202. Note, add more Kconfig dependency if it's adopted
  203. on some machine other than Maple.
  204. config EDAC_CPC925
  205. tristate "IBM CPC925 Memory Controller (PPC970FX)"
  206. depends on EDAC_MM_EDAC && PPC64
  207. help
  208. Support for error detection and correction on the
  209. IBM CPC925 Bridge and Memory Controller, which is
  210. a companion chip to the PowerPC 970 family of
  211. processors.
  212. endif # EDAC