imx28.dtsi 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090
  1. /*
  2. * Copyright 2012 Freescale Semiconductor, Inc.
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. interrupt-parent = <&icoll>;
  14. aliases {
  15. ethernet0 = &mac0;
  16. ethernet1 = &mac1;
  17. gpio0 = &gpio0;
  18. gpio1 = &gpio1;
  19. gpio2 = &gpio2;
  20. gpio3 = &gpio3;
  21. gpio4 = &gpio4;
  22. saif0 = &saif0;
  23. saif1 = &saif1;
  24. serial0 = &auart0;
  25. serial1 = &auart1;
  26. serial2 = &auart2;
  27. serial3 = &auart3;
  28. serial4 = &auart4;
  29. spi0 = &ssp1;
  30. spi1 = &ssp2;
  31. };
  32. cpus {
  33. #address-cells = <0>;
  34. #size-cells = <0>;
  35. cpu {
  36. compatible = "arm,arm926ej-s";
  37. device_type = "cpu";
  38. };
  39. };
  40. apb@80000000 {
  41. compatible = "simple-bus";
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. reg = <0x80000000 0x80000>;
  45. ranges;
  46. apbh@80000000 {
  47. compatible = "simple-bus";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. reg = <0x80000000 0x3c900>;
  51. ranges;
  52. icoll: interrupt-controller@80000000 {
  53. compatible = "fsl,imx28-icoll", "fsl,icoll";
  54. interrupt-controller;
  55. #interrupt-cells = <1>;
  56. reg = <0x80000000 0x2000>;
  57. };
  58. hsadc: hsadc@80002000 {
  59. reg = <0x80002000 0x2000>;
  60. interrupts = <13>;
  61. dmas = <&dma_apbh 12>;
  62. dma-names = "rx";
  63. status = "disabled";
  64. };
  65. dma_apbh: dma-apbh@80004000 {
  66. compatible = "fsl,imx28-dma-apbh";
  67. reg = <0x80004000 0x2000>;
  68. interrupts = <82 83 84 85
  69. 88 88 88 88
  70. 88 88 88 88
  71. 87 86 0 0>;
  72. interrupt-names = "ssp0", "ssp1", "ssp2", "ssp3",
  73. "gpmi0", "gmpi1", "gpmi2", "gmpi3",
  74. "gpmi4", "gmpi5", "gpmi6", "gmpi7",
  75. "hsadc", "lcdif", "empty", "empty";
  76. #dma-cells = <1>;
  77. dma-channels = <16>;
  78. clocks = <&clks 25>;
  79. };
  80. perfmon: perfmon@80006000 {
  81. reg = <0x80006000 0x800>;
  82. interrupts = <27>;
  83. status = "disabled";
  84. };
  85. gpmi: gpmi-nand@8000c000 {
  86. compatible = "fsl,imx28-gpmi-nand";
  87. #address-cells = <1>;
  88. #size-cells = <1>;
  89. reg = <0x8000c000 0x2000>, <0x8000a000 0x2000>;
  90. reg-names = "gpmi-nand", "bch";
  91. interrupts = <41>;
  92. interrupt-names = "bch";
  93. clocks = <&clks 50>;
  94. clock-names = "gpmi_io";
  95. dmas = <&dma_apbh 4>;
  96. dma-names = "rx-tx";
  97. status = "disabled";
  98. };
  99. ssp0: ssp@80010000 {
  100. #address-cells = <1>;
  101. #size-cells = <0>;
  102. reg = <0x80010000 0x2000>;
  103. interrupts = <96>;
  104. clocks = <&clks 46>;
  105. dmas = <&dma_apbh 0>;
  106. dma-names = "rx-tx";
  107. status = "disabled";
  108. };
  109. ssp1: ssp@80012000 {
  110. #address-cells = <1>;
  111. #size-cells = <0>;
  112. reg = <0x80012000 0x2000>;
  113. interrupts = <97>;
  114. clocks = <&clks 47>;
  115. dmas = <&dma_apbh 1>;
  116. dma-names = "rx-tx";
  117. status = "disabled";
  118. };
  119. ssp2: ssp@80014000 {
  120. #address-cells = <1>;
  121. #size-cells = <0>;
  122. reg = <0x80014000 0x2000>;
  123. interrupts = <98>;
  124. clocks = <&clks 48>;
  125. dmas = <&dma_apbh 2>;
  126. dma-names = "rx-tx";
  127. status = "disabled";
  128. };
  129. ssp3: ssp@80016000 {
  130. #address-cells = <1>;
  131. #size-cells = <0>;
  132. reg = <0x80016000 0x2000>;
  133. interrupts = <99>;
  134. clocks = <&clks 49>;
  135. dmas = <&dma_apbh 3>;
  136. dma-names = "rx-tx";
  137. status = "disabled";
  138. };
  139. pinctrl: pinctrl@80018000 {
  140. #address-cells = <1>;
  141. #size-cells = <0>;
  142. compatible = "fsl,imx28-pinctrl", "simple-bus";
  143. reg = <0x80018000 0x2000>;
  144. gpio0: gpio@0 {
  145. compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
  146. interrupts = <127>;
  147. gpio-controller;
  148. #gpio-cells = <2>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. };
  152. gpio1: gpio@1 {
  153. compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
  154. interrupts = <126>;
  155. gpio-controller;
  156. #gpio-cells = <2>;
  157. interrupt-controller;
  158. #interrupt-cells = <2>;
  159. };
  160. gpio2: gpio@2 {
  161. compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
  162. interrupts = <125>;
  163. gpio-controller;
  164. #gpio-cells = <2>;
  165. interrupt-controller;
  166. #interrupt-cells = <2>;
  167. };
  168. gpio3: gpio@3 {
  169. compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
  170. interrupts = <124>;
  171. gpio-controller;
  172. #gpio-cells = <2>;
  173. interrupt-controller;
  174. #interrupt-cells = <2>;
  175. };
  176. gpio4: gpio@4 {
  177. compatible = "fsl,imx28-gpio", "fsl,mxs-gpio";
  178. interrupts = <123>;
  179. gpio-controller;
  180. #gpio-cells = <2>;
  181. interrupt-controller;
  182. #interrupt-cells = <2>;
  183. };
  184. duart_pins_a: duart@0 {
  185. reg = <0>;
  186. fsl,pinmux-ids = <
  187. 0x3102 /* MX28_PAD_PWM0__DUART_RX */
  188. 0x3112 /* MX28_PAD_PWM1__DUART_TX */
  189. >;
  190. fsl,drive-strength = <0>;
  191. fsl,voltage = <1>;
  192. fsl,pull-up = <0>;
  193. };
  194. duart_pins_b: duart@1 {
  195. reg = <1>;
  196. fsl,pinmux-ids = <
  197. 0x3022 /* MX28_PAD_AUART0_CTS__DUART_RX */
  198. 0x3032 /* MX28_PAD_AUART0_RTS__DUART_TX */
  199. >;
  200. fsl,drive-strength = <0>;
  201. fsl,voltage = <1>;
  202. fsl,pull-up = <0>;
  203. };
  204. duart_4pins_a: duart-4pins@0 {
  205. reg = <0>;
  206. fsl,pinmux-ids = <
  207. 0x3022 /* MX28_PAD_AUART0_CTS__DUART_RX */
  208. 0x3032 /* MX28_PAD_AUART0_RTS__DUART_TX */
  209. 0x3002 /* MX28_PAD_AUART0_RX__DUART_CTS */
  210. 0x3012 /* MX28_PAD_AUART0_TX__DUART_RTS */
  211. >;
  212. fsl,drive-strength = <0>;
  213. fsl,voltage = <1>;
  214. fsl,pull-up = <0>;
  215. };
  216. gpmi_pins_a: gpmi-nand@0 {
  217. reg = <0>;
  218. fsl,pinmux-ids = <
  219. 0x0000 /* MX28_PAD_GPMI_D00__GPMI_D0 */
  220. 0x0010 /* MX28_PAD_GPMI_D01__GPMI_D1 */
  221. 0x0020 /* MX28_PAD_GPMI_D02__GPMI_D2 */
  222. 0x0030 /* MX28_PAD_GPMI_D03__GPMI_D3 */
  223. 0x0040 /* MX28_PAD_GPMI_D04__GPMI_D4 */
  224. 0x0050 /* MX28_PAD_GPMI_D05__GPMI_D5 */
  225. 0x0060 /* MX28_PAD_GPMI_D06__GPMI_D6 */
  226. 0x0070 /* MX28_PAD_GPMI_D07__GPMI_D7 */
  227. 0x0100 /* MX28_PAD_GPMI_CE0N__GPMI_CE0N */
  228. 0x0140 /* MX28_PAD_GPMI_RDY0__GPMI_READY0 */
  229. 0x0180 /* MX28_PAD_GPMI_RDN__GPMI_RDN */
  230. 0x0190 /* MX28_PAD_GPMI_WRN__GPMI_WRN */
  231. 0x01a0 /* MX28_PAD_GPMI_ALE__GPMI_ALE */
  232. 0x01b0 /* MX28_PAD_GPMI_CLE__GPMI_CLE */
  233. 0x01c0 /* MX28_PAD_GPMI_RESETN__GPMI_RESETN */
  234. >;
  235. fsl,drive-strength = <0>;
  236. fsl,voltage = <1>;
  237. fsl,pull-up = <0>;
  238. };
  239. gpmi_status_cfg: gpmi-status-cfg {
  240. fsl,pinmux-ids = <
  241. 0x0180 /* MX28_PAD_GPMI_RDN__GPMI_RDN */
  242. 0x0190 /* MX28_PAD_GPMI_WRN__GPMI_WRN */
  243. 0x01c0 /* MX28_PAD_GPMI_RESETN__GPMI_RESETN */
  244. >;
  245. fsl,drive-strength = <2>;
  246. };
  247. auart0_pins_a: auart0@0 {
  248. reg = <0>;
  249. fsl,pinmux-ids = <
  250. 0x3000 /* MX28_PAD_AUART0_RX__AUART0_RX */
  251. 0x3010 /* MX28_PAD_AUART0_TX__AUART0_TX */
  252. 0x3020 /* MX28_PAD_AUART0_CTS__AUART0_CTS */
  253. 0x3030 /* MX28_PAD_AUART0_RTS__AUART0_RTS */
  254. >;
  255. fsl,drive-strength = <0>;
  256. fsl,voltage = <1>;
  257. fsl,pull-up = <0>;
  258. };
  259. auart0_2pins_a: auart0-2pins@0 {
  260. reg = <0>;
  261. fsl,pinmux-ids = <
  262. 0x3000 /* MX28_PAD_AUART0_RX__AUART0_RX */
  263. 0x3010 /* MX28_PAD_AUART0_TX__AUART0_TX */
  264. >;
  265. fsl,drive-strength = <0>;
  266. fsl,voltage = <1>;
  267. fsl,pull-up = <0>;
  268. };
  269. auart1_pins_a: auart1@0 {
  270. reg = <0>;
  271. fsl,pinmux-ids = <
  272. 0x3040 /* MX28_PAD_AUART1_RX__AUART1_RX */
  273. 0x3050 /* MX28_PAD_AUART1_TX__AUART1_TX */
  274. 0x3060 /* MX28_PAD_AUART1_CTS__AUART1_CTS */
  275. 0x3070 /* MX28_PAD_AUART1_RTS__AUART1_RTS */
  276. >;
  277. fsl,drive-strength = <0>;
  278. fsl,voltage = <1>;
  279. fsl,pull-up = <0>;
  280. };
  281. auart1_2pins_a: auart1-2pins@0 {
  282. reg = <0>;
  283. fsl,pinmux-ids = <
  284. 0x3040 /* MX28_PAD_AUART1_RX__AUART1_RX */
  285. 0x3050 /* MX28_PAD_AUART1_TX__AUART1_TX */
  286. >;
  287. fsl,drive-strength = <0>;
  288. fsl,voltage = <1>;
  289. fsl,pull-up = <0>;
  290. };
  291. auart2_2pins_a: auart2-2pins@0 {
  292. reg = <0>;
  293. fsl,pinmux-ids = <
  294. 0x2101 /* MX28_PAD_SSP2_SCK__AUART2_RX */
  295. 0x2111 /* MX28_PAD_SSP2_MOSI__AUART2_TX */
  296. >;
  297. fsl,drive-strength = <0>;
  298. fsl,voltage = <1>;
  299. fsl,pull-up = <0>;
  300. };
  301. auart2_2pins_b: auart2-2pins@1 {
  302. reg = <1>;
  303. fsl,pinmux-ids = <
  304. 0x3080 /* MX28_PAD_AUART2_RX__AUART2_RX */
  305. 0x3090 /* MX28_PAD_AUART2_TX__AUART2_TX */
  306. >;
  307. fsl,drive-strength = <0>;
  308. fsl,voltage = <1>;
  309. fsl,pull-up = <0>;
  310. };
  311. auart3_pins_a: auart3@0 {
  312. reg = <0>;
  313. fsl,pinmux-ids = <
  314. 0x30c0 /* MX28_PAD_AUART3_RX__AUART3_RX */
  315. 0x30d0 /* MX28_PAD_AUART3_TX__AUART3_TX */
  316. 0x30e0 /* MX28_PAD_AUART3_CTS__AUART3_CTS */
  317. 0x30f0 /* MX28_PAD_AUART3_RTS__AUART3_RTS */
  318. >;
  319. fsl,drive-strength = <0>;
  320. fsl,voltage = <1>;
  321. fsl,pull-up = <0>;
  322. };
  323. auart3_2pins_a: auart3-2pins@0 {
  324. reg = <0>;
  325. fsl,pinmux-ids = <
  326. 0x2121 /* MX28_PAD_SSP2_MISO__AUART3_RX */
  327. 0x2131 /* MX28_PAD_SSP2_SS0__AUART3_TX */
  328. >;
  329. fsl,drive-strength = <0>;
  330. fsl,voltage = <1>;
  331. fsl,pull-up = <0>;
  332. };
  333. auart3_2pins_b: auart3-2pins@1 {
  334. reg = <1>;
  335. fsl,pinmux-ids = <
  336. 0x30c0 /* MX28_PAD_AUART3_RX__AUART3_RX */
  337. 0x30d0 /* MX28_PAD_AUART3_TX__AUART3_TX */
  338. >;
  339. fsl,drive-strength = <0>;
  340. fsl,voltage = <1>;
  341. fsl,pull-up = <0>;
  342. };
  343. auart4_2pins_a: auart4@0 {
  344. reg = <0>;
  345. fsl,pinmux-ids = <
  346. 0x2181 /* MX28_PAD_SSP3_SCK__AUART4_TX */
  347. 0x2191 /* MX28_PAD_SSP3_MOSI__AUART4_RX */
  348. >;
  349. fsl,drive-strength = <0>;
  350. fsl,voltage = <1>;
  351. fsl,pull-up = <0>;
  352. };
  353. mac0_pins_a: mac0@0 {
  354. reg = <0>;
  355. fsl,pinmux-ids = <
  356. 0x4000 /* MX28_PAD_ENET0_MDC__ENET0_MDC */
  357. 0x4010 /* MX28_PAD_ENET0_MDIO__ENET0_MDIO */
  358. 0x4020 /* MX28_PAD_ENET0_RX_EN__ENET0_RX_EN */
  359. 0x4030 /* MX28_PAD_ENET0_RXD0__ENET0_RXD0 */
  360. 0x4040 /* MX28_PAD_ENET0_RXD1__ENET0_RXD1 */
  361. 0x4060 /* MX28_PAD_ENET0_TX_EN__ENET0_TX_EN */
  362. 0x4070 /* MX28_PAD_ENET0_TXD0__ENET0_TXD0 */
  363. 0x4080 /* MX28_PAD_ENET0_TXD1__ENET0_TXD1 */
  364. 0x4100 /* MX28_PAD_ENET_CLK__CLKCTRL_ENET */
  365. >;
  366. fsl,drive-strength = <1>;
  367. fsl,voltage = <1>;
  368. fsl,pull-up = <1>;
  369. };
  370. mac1_pins_a: mac1@0 {
  371. reg = <0>;
  372. fsl,pinmux-ids = <
  373. 0x40f1 /* MX28_PAD_ENET0_CRS__ENET1_RX_EN */
  374. 0x4091 /* MX28_PAD_ENET0_RXD2__ENET1_RXD0 */
  375. 0x40a1 /* MX28_PAD_ENET0_RXD3__ENET1_RXD1 */
  376. 0x40e1 /* MX28_PAD_ENET0_COL__ENET1_TX_EN */
  377. 0x40b1 /* MX28_PAD_ENET0_TXD2__ENET1_TXD0 */
  378. 0x40c1 /* MX28_PAD_ENET0_TXD3__ENET1_TXD1 */
  379. >;
  380. fsl,drive-strength = <1>;
  381. fsl,voltage = <1>;
  382. fsl,pull-up = <1>;
  383. };
  384. mmc0_8bit_pins_a: mmc0-8bit@0 {
  385. reg = <0>;
  386. fsl,pinmux-ids = <
  387. 0x2000 /* MX28_PAD_SSP0_DATA0__SSP0_D0 */
  388. 0x2010 /* MX28_PAD_SSP0_DATA1__SSP0_D1 */
  389. 0x2020 /* MX28_PAD_SSP0_DATA2__SSP0_D2 */
  390. 0x2030 /* MX28_PAD_SSP0_DATA3__SSP0_D3 */
  391. 0x2040 /* MX28_PAD_SSP0_DATA4__SSP0_D4 */
  392. 0x2050 /* MX28_PAD_SSP0_DATA5__SSP0_D5 */
  393. 0x2060 /* MX28_PAD_SSP0_DATA6__SSP0_D6 */
  394. 0x2070 /* MX28_PAD_SSP0_DATA7__SSP0_D7 */
  395. 0x2080 /* MX28_PAD_SSP0_CMD__SSP0_CMD */
  396. 0x2090 /* MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT */
  397. 0x20a0 /* MX28_PAD_SSP0_SCK__SSP0_SCK */
  398. >;
  399. fsl,drive-strength = <1>;
  400. fsl,voltage = <1>;
  401. fsl,pull-up = <1>;
  402. };
  403. mmc0_4bit_pins_a: mmc0-4bit@0 {
  404. reg = <0>;
  405. fsl,pinmux-ids = <
  406. 0x2000 /* MX28_PAD_SSP0_DATA0__SSP0_D0 */
  407. 0x2010 /* MX28_PAD_SSP0_DATA1__SSP0_D1 */
  408. 0x2020 /* MX28_PAD_SSP0_DATA2__SSP0_D2 */
  409. 0x2030 /* MX28_PAD_SSP0_DATA3__SSP0_D3 */
  410. 0x2080 /* MX28_PAD_SSP0_CMD__SSP0_CMD */
  411. 0x2090 /* MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT */
  412. 0x20a0 /* MX28_PAD_SSP0_SCK__SSP0_SCK */
  413. >;
  414. fsl,drive-strength = <1>;
  415. fsl,voltage = <1>;
  416. fsl,pull-up = <1>;
  417. };
  418. mmc0_cd_cfg: mmc0-cd-cfg {
  419. fsl,pinmux-ids = <
  420. 0x2090 /* MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT */
  421. >;
  422. fsl,pull-up = <0>;
  423. };
  424. mmc0_sck_cfg: mmc0-sck-cfg {
  425. fsl,pinmux-ids = <
  426. 0x20a0 /* MX28_PAD_SSP0_SCK__SSP0_SCK */
  427. >;
  428. fsl,drive-strength = <2>;
  429. fsl,pull-up = <0>;
  430. };
  431. i2c0_pins_a: i2c0@0 {
  432. reg = <0>;
  433. fsl,pinmux-ids = <
  434. 0x3180 /* MX28_PAD_I2C0_SCL__I2C0_SCL */
  435. 0x3190 /* MX28_PAD_I2C0_SDA__I2C0_SDA */
  436. >;
  437. fsl,drive-strength = <1>;
  438. fsl,voltage = <1>;
  439. fsl,pull-up = <1>;
  440. };
  441. i2c0_pins_b: i2c0@1 {
  442. reg = <1>;
  443. fsl,pinmux-ids = <
  444. 0x3001 /* MX28_PAD_AUART0_RX__I2C0_SCL */
  445. 0x3011 /* MX28_PAD_AUART0_TX__I2C0_SDA */
  446. >;
  447. fsl,drive-strength = <1>;
  448. fsl,voltage = <1>;
  449. fsl,pull-up = <1>;
  450. };
  451. i2c1_pins_a: i2c1@0 {
  452. reg = <0>;
  453. fsl,pinmux-ids = <
  454. 0x3101 /* MX28_PAD_PWM0__I2C1_SCL */
  455. 0x3111 /* MX28_PAD_PWM1__I2C1_SDA */
  456. >;
  457. fsl,drive-strength = <1>;
  458. fsl,voltage = <1>;
  459. fsl,pull-up = <1>;
  460. };
  461. saif0_pins_a: saif0@0 {
  462. reg = <0>;
  463. fsl,pinmux-ids = <
  464. 0x3140 /* MX28_PAD_SAIF0_MCLK__SAIF0_MCLK */
  465. 0x3150 /* MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK */
  466. 0x3160 /* MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK */
  467. 0x3170 /* MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0 */
  468. >;
  469. fsl,drive-strength = <2>;
  470. fsl,voltage = <1>;
  471. fsl,pull-up = <1>;
  472. };
  473. saif0_pins_b: saif0@1 {
  474. reg = <1>;
  475. fsl,pinmux-ids = <
  476. 0x3150 /* MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK */
  477. 0x3160 /* MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK */
  478. 0x3170 /* MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0 */
  479. >;
  480. fsl,drive-strength = <2>;
  481. fsl,voltage = <1>;
  482. fsl,pull-up = <1>;
  483. };
  484. saif1_pins_a: saif1@0 {
  485. reg = <0>;
  486. fsl,pinmux-ids = <
  487. 0x31a0 /* MX28_PAD_SAIF1_SDATA0__SAIF1_SDATA0 */
  488. >;
  489. fsl,drive-strength = <2>;
  490. fsl,voltage = <1>;
  491. fsl,pull-up = <1>;
  492. };
  493. pwm0_pins_a: pwm0@0 {
  494. reg = <0>;
  495. fsl,pinmux-ids = <
  496. 0x3100 /* MX28_PAD_PWM0__PWM_0 */
  497. >;
  498. fsl,drive-strength = <0>;
  499. fsl,voltage = <1>;
  500. fsl,pull-up = <0>;
  501. };
  502. pwm2_pins_a: pwm2@0 {
  503. reg = <0>;
  504. fsl,pinmux-ids = <
  505. 0x3120 /* MX28_PAD_PWM2__PWM_2 */
  506. >;
  507. fsl,drive-strength = <0>;
  508. fsl,voltage = <1>;
  509. fsl,pull-up = <0>;
  510. };
  511. pwm3_pins_a: pwm3@0 {
  512. reg = <0>;
  513. fsl,pinmux-ids = <
  514. 0x31c0 /* MX28_PAD_PWM3__PWM_3 */
  515. >;
  516. fsl,drive-strength = <0>;
  517. fsl,voltage = <1>;
  518. fsl,pull-up = <0>;
  519. };
  520. pwm3_pins_b: pwm3@1 {
  521. reg = <1>;
  522. fsl,pinmux-ids = <
  523. 0x3141 /* MX28_PAD_SAIF0_MCLK__PWM3 */
  524. >;
  525. fsl,drive-strength = <0>;
  526. fsl,voltage = <1>;
  527. fsl,pull-up = <0>;
  528. };
  529. pwm4_pins_a: pwm4@0 {
  530. reg = <0>;
  531. fsl,pinmux-ids = <
  532. 0x31d0 /* MX28_PAD_PWM4__PWM_4 */
  533. >;
  534. fsl,drive-strength = <0>;
  535. fsl,voltage = <1>;
  536. fsl,pull-up = <0>;
  537. };
  538. lcdif_24bit_pins_a: lcdif-24bit@0 {
  539. reg = <0>;
  540. fsl,pinmux-ids = <
  541. 0x1000 /* MX28_PAD_LCD_D00__LCD_D0 */
  542. 0x1010 /* MX28_PAD_LCD_D01__LCD_D1 */
  543. 0x1020 /* MX28_PAD_LCD_D02__LCD_D2 */
  544. 0x1030 /* MX28_PAD_LCD_D03__LCD_D3 */
  545. 0x1040 /* MX28_PAD_LCD_D04__LCD_D4 */
  546. 0x1050 /* MX28_PAD_LCD_D05__LCD_D5 */
  547. 0x1060 /* MX28_PAD_LCD_D06__LCD_D6 */
  548. 0x1070 /* MX28_PAD_LCD_D07__LCD_D7 */
  549. 0x1080 /* MX28_PAD_LCD_D08__LCD_D8 */
  550. 0x1090 /* MX28_PAD_LCD_D09__LCD_D9 */
  551. 0x10a0 /* MX28_PAD_LCD_D10__LCD_D10 */
  552. 0x10b0 /* MX28_PAD_LCD_D11__LCD_D11 */
  553. 0x10c0 /* MX28_PAD_LCD_D12__LCD_D12 */
  554. 0x10d0 /* MX28_PAD_LCD_D13__LCD_D13 */
  555. 0x10e0 /* MX28_PAD_LCD_D14__LCD_D14 */
  556. 0x10f0 /* MX28_PAD_LCD_D15__LCD_D15 */
  557. 0x1100 /* MX28_PAD_LCD_D16__LCD_D16 */
  558. 0x1110 /* MX28_PAD_LCD_D17__LCD_D17 */
  559. 0x1120 /* MX28_PAD_LCD_D18__LCD_D18 */
  560. 0x1130 /* MX28_PAD_LCD_D19__LCD_D19 */
  561. 0x1140 /* MX28_PAD_LCD_D20__LCD_D20 */
  562. 0x1150 /* MX28_PAD_LCD_D21__LCD_D21 */
  563. 0x1160 /* MX28_PAD_LCD_D22__LCD_D22 */
  564. 0x1170 /* MX28_PAD_LCD_D23__LCD_D23 */
  565. >;
  566. fsl,drive-strength = <0>;
  567. fsl,voltage = <1>;
  568. fsl,pull-up = <0>;
  569. };
  570. lcdif_16bit_pins_a: lcdif-16bit@0 {
  571. reg = <0>;
  572. fsl,pinmux-ids = <
  573. 0x1000 /* MX28_PAD_LCD_D00__LCD_D0 */
  574. 0x1010 /* MX28_PAD_LCD_D01__LCD_D1 */
  575. 0x1020 /* MX28_PAD_LCD_D02__LCD_D2 */
  576. 0x1030 /* MX28_PAD_LCD_D03__LCD_D3 */
  577. 0x1040 /* MX28_PAD_LCD_D04__LCD_D4 */
  578. 0x1050 /* MX28_PAD_LCD_D05__LCD_D5 */
  579. 0x1060 /* MX28_PAD_LCD_D06__LCD_D6 */
  580. 0x1070 /* MX28_PAD_LCD_D07__LCD_D7 */
  581. 0x1080 /* MX28_PAD_LCD_D08__LCD_D8 */
  582. 0x1090 /* MX28_PAD_LCD_D09__LCD_D9 */
  583. 0x10a0 /* MX28_PAD_LCD_D10__LCD_D10 */
  584. 0x10b0 /* MX28_PAD_LCD_D11__LCD_D11 */
  585. 0x10c0 /* MX28_PAD_LCD_D12__LCD_D12 */
  586. 0x10d0 /* MX28_PAD_LCD_D13__LCD_D13 */
  587. 0x10e0 /* MX28_PAD_LCD_D14__LCD_D14 */
  588. 0x10f0 /* MX28_PAD_LCD_D15__LCD_D15 */
  589. >;
  590. fsl,drive-strength = <0>;
  591. fsl,voltage = <1>;
  592. fsl,pull-up = <0>;
  593. };
  594. lcdif_sync_pins_a: lcdif-sync@0 {
  595. reg = <0>;
  596. fsl,pinmux-ids = <
  597. 0x11a1 /* MX28_PAD_LCD_RS__LCD_DOTCLK */
  598. 0x11b1 /* MX28_PAD_LCD_CS__LCD_ENABLE */
  599. 0x1181 /* MX28_PAD_LCD_RD_E__LCD_VSYNC */
  600. 0x1191 /* MX28_PAD_LCD_WR_RWN__LCD_HSYNC */
  601. >;
  602. fsl,drive-strength = <0>;
  603. fsl,voltage = <1>;
  604. fsl,pull-up = <0>;
  605. };
  606. can0_pins_a: can0@0 {
  607. reg = <0>;
  608. fsl,pinmux-ids = <
  609. 0x0161 /* MX28_PAD_GPMI_RDY2__CAN0_TX */
  610. 0x0171 /* MX28_PAD_GPMI_RDY3__CAN0_RX */
  611. >;
  612. fsl,drive-strength = <0>;
  613. fsl,voltage = <1>;
  614. fsl,pull-up = <0>;
  615. };
  616. can1_pins_a: can1@0 {
  617. reg = <0>;
  618. fsl,pinmux-ids = <
  619. 0x0121 /* MX28_PAD_GPMI_CE2N__CAN1_TX */
  620. 0x0131 /* MX28_PAD_GPMI_CE3N__CAN1_RX */
  621. >;
  622. fsl,drive-strength = <0>;
  623. fsl,voltage = <1>;
  624. fsl,pull-up = <0>;
  625. };
  626. spi2_pins_a: spi2@0 {
  627. reg = <0>;
  628. fsl,pinmux-ids = <
  629. 0x2100 /* MX28_PAD_SSP2_SCK__SSP2_SCK */
  630. 0x2110 /* MX28_PAD_SSP2_MOSI__SSP2_CMD */
  631. 0x2120 /* MX28_PAD_SSP2_MISO__SSP2_D0 */
  632. 0x2130 /* MX28_PAD_SSP2_SS0__SSP2_D3 */
  633. >;
  634. fsl,drive-strength = <1>;
  635. fsl,voltage = <1>;
  636. fsl,pull-up = <1>;
  637. };
  638. spi3_pins_a: spi3@0 {
  639. reg = <0>;
  640. fsl,pinmux-ids = <
  641. 0x3082 /* MX28_PAD_AUART2_RX__SSP3_D4 */
  642. 0x3092 /* MX28_PAD_AUART2_TX__SSP3_D5 */
  643. 0x2180 /* MX28_PAD_SSP3_SCK__SSP3_SCK */
  644. 0x2190 /* MX28_PAD_SSP3_MOSI__SSP3_CMD */
  645. 0x21A0 /* MX28_PAD_SSP3_MISO__SSP3_D0 */
  646. 0x21B0 /* MX28_PAD_SSP3_SS0__SSP3_D3 */
  647. >;
  648. fsl,drive-strength = <1>;
  649. fsl,voltage = <1>;
  650. fsl,pull-up = <0>;
  651. };
  652. usbphy0_pins_a: usbphy0@0 {
  653. reg = <0>;
  654. fsl,pinmux-ids = <
  655. 0x2152 /* MX28_PAD_SSP2_SS2__USB0_OVERCURRENT */
  656. >;
  657. fsl,drive-strength = <2>;
  658. fsl,voltage = <1>;
  659. fsl,pull-up = <0>;
  660. };
  661. usbphy0_pins_b: usbphy0@1 {
  662. reg = <1>;
  663. fsl,pinmux-ids = <
  664. 0x3061 /* MX28_PAD_AUART1_CTS__USB0_OVERCURRENT */
  665. >;
  666. fsl,drive-strength = <2>;
  667. fsl,voltage = <1>;
  668. fsl,pull-up = <0>;
  669. };
  670. usbphy1_pins_a: usbphy1@0 {
  671. reg = <0>;
  672. fsl,pinmux-ids = <
  673. 0x2142 /* MX28_PAD_SSP2_SS1__USB1_OVERCURRENT */
  674. >;
  675. fsl,drive-strength = <2>;
  676. fsl,voltage = <1>;
  677. fsl,pull-up = <0>;
  678. };
  679. };
  680. digctl: digctl@8001c000 {
  681. compatible = "fsl,imx28-digctl", "fsl,imx23-digctl";
  682. reg = <0x8001c000 0x2000>;
  683. interrupts = <89>;
  684. status = "disabled";
  685. };
  686. etm: etm@80022000 {
  687. reg = <0x80022000 0x2000>;
  688. status = "disabled";
  689. };
  690. dma_apbx: dma-apbx@80024000 {
  691. compatible = "fsl,imx28-dma-apbx";
  692. reg = <0x80024000 0x2000>;
  693. interrupts = <78 79 66 0
  694. 80 81 68 69
  695. 70 71 72 73
  696. 74 75 76 77>;
  697. interrupt-names = "auart4-rx", "aurat4-tx", "spdif-tx", "empty",
  698. "saif0", "saif1", "i2c0", "i2c1",
  699. "auart0-rx", "auart0-tx", "auart1-rx", "auart1-tx",
  700. "auart2-rx", "auart2-tx", "auart3-rx", "auart3-tx";
  701. #dma-cells = <1>;
  702. dma-channels = <16>;
  703. clocks = <&clks 26>;
  704. };
  705. dcp: dcp@80028000 {
  706. reg = <0x80028000 0x2000>;
  707. interrupts = <52 53 54>;
  708. compatible = "fsl-dcp";
  709. };
  710. pxp: pxp@8002a000 {
  711. reg = <0x8002a000 0x2000>;
  712. interrupts = <39>;
  713. status = "disabled";
  714. };
  715. ocotp: ocotp@8002c000 {
  716. compatible = "fsl,ocotp";
  717. reg = <0x8002c000 0x2000>;
  718. status = "disabled";
  719. };
  720. axi-ahb@8002e000 {
  721. reg = <0x8002e000 0x2000>;
  722. status = "disabled";
  723. };
  724. lcdif: lcdif@80030000 {
  725. compatible = "fsl,imx28-lcdif";
  726. reg = <0x80030000 0x2000>;
  727. interrupts = <38>;
  728. clocks = <&clks 55>;
  729. dmas = <&dma_apbh 13>;
  730. dma-names = "rx";
  731. status = "disabled";
  732. };
  733. can0: can@80032000 {
  734. compatible = "fsl,imx28-flexcan", "fsl,p1010-flexcan";
  735. reg = <0x80032000 0x2000>;
  736. interrupts = <8>;
  737. clocks = <&clks 58>, <&clks 58>;
  738. clock-names = "ipg", "per";
  739. status = "disabled";
  740. };
  741. can1: can@80034000 {
  742. compatible = "fsl,imx28-flexcan", "fsl,p1010-flexcan";
  743. reg = <0x80034000 0x2000>;
  744. interrupts = <9>;
  745. clocks = <&clks 59>, <&clks 59>;
  746. clock-names = "ipg", "per";
  747. status = "disabled";
  748. };
  749. simdbg: simdbg@8003c000 {
  750. reg = <0x8003c000 0x200>;
  751. status = "disabled";
  752. };
  753. simgpmisel: simgpmisel@8003c200 {
  754. reg = <0x8003c200 0x100>;
  755. status = "disabled";
  756. };
  757. simsspsel: simsspsel@8003c300 {
  758. reg = <0x8003c300 0x100>;
  759. status = "disabled";
  760. };
  761. simmemsel: simmemsel@8003c400 {
  762. reg = <0x8003c400 0x100>;
  763. status = "disabled";
  764. };
  765. gpiomon: gpiomon@8003c500 {
  766. reg = <0x8003c500 0x100>;
  767. status = "disabled";
  768. };
  769. simenet: simenet@8003c700 {
  770. reg = <0x8003c700 0x100>;
  771. status = "disabled";
  772. };
  773. armjtag: armjtag@8003c800 {
  774. reg = <0x8003c800 0x100>;
  775. status = "disabled";
  776. };
  777. };
  778. apbx@80040000 {
  779. compatible = "simple-bus";
  780. #address-cells = <1>;
  781. #size-cells = <1>;
  782. reg = <0x80040000 0x40000>;
  783. ranges;
  784. clks: clkctrl@80040000 {
  785. compatible = "fsl,imx28-clkctrl", "fsl,clkctrl";
  786. reg = <0x80040000 0x2000>;
  787. #clock-cells = <1>;
  788. };
  789. saif0: saif@80042000 {
  790. compatible = "fsl,imx28-saif";
  791. reg = <0x80042000 0x2000>;
  792. interrupts = <59>;
  793. #clock-cells = <0>;
  794. clocks = <&clks 53>;
  795. dmas = <&dma_apbx 4>;
  796. dma-names = "rx-tx";
  797. status = "disabled";
  798. };
  799. power: power@80044000 {
  800. reg = <0x80044000 0x2000>;
  801. status = "disabled";
  802. };
  803. saif1: saif@80046000 {
  804. compatible = "fsl,imx28-saif";
  805. reg = <0x80046000 0x2000>;
  806. interrupts = <58>;
  807. clocks = <&clks 54>;
  808. dmas = <&dma_apbx 5>;
  809. dma-names = "rx-tx";
  810. status = "disabled";
  811. };
  812. lradc: lradc@80050000 {
  813. compatible = "fsl,imx28-lradc";
  814. reg = <0x80050000 0x2000>;
  815. interrupts = <10 14 15 16 17 18 19
  816. 20 21 22 23 24 25>;
  817. status = "disabled";
  818. clocks = <&clks 41>;
  819. };
  820. spdif: spdif@80054000 {
  821. reg = <0x80054000 0x2000>;
  822. interrupts = <45>;
  823. dmas = <&dma_apbx 2>;
  824. dma-names = "tx";
  825. status = "disabled";
  826. };
  827. mxs_rtc: rtc@80056000 {
  828. compatible = "fsl,imx28-rtc", "fsl,stmp3xxx-rtc";
  829. reg = <0x80056000 0x2000>;
  830. interrupts = <29>;
  831. };
  832. i2c0: i2c@80058000 {
  833. #address-cells = <1>;
  834. #size-cells = <0>;
  835. compatible = "fsl,imx28-i2c";
  836. reg = <0x80058000 0x2000>;
  837. interrupts = <111>;
  838. clock-frequency = <100000>;
  839. dmas = <&dma_apbx 6>;
  840. dma-names = "rx-tx";
  841. status = "disabled";
  842. };
  843. i2c1: i2c@8005a000 {
  844. #address-cells = <1>;
  845. #size-cells = <0>;
  846. compatible = "fsl,imx28-i2c";
  847. reg = <0x8005a000 0x2000>;
  848. interrupts = <110>;
  849. clock-frequency = <100000>;
  850. dmas = <&dma_apbx 7>;
  851. dma-names = "rx-tx";
  852. status = "disabled";
  853. };
  854. pwm: pwm@80064000 {
  855. compatible = "fsl,imx28-pwm", "fsl,imx23-pwm";
  856. reg = <0x80064000 0x2000>;
  857. clocks = <&clks 44>;
  858. #pwm-cells = <2>;
  859. fsl,pwm-number = <8>;
  860. status = "disabled";
  861. };
  862. timer: timrot@80068000 {
  863. compatible = "fsl,imx28-timrot", "fsl,timrot";
  864. reg = <0x80068000 0x2000>;
  865. interrupts = <48 49 50 51>;
  866. clocks = <&clks 26>;
  867. };
  868. auart0: serial@8006a000 {
  869. compatible = "fsl,imx28-auart", "fsl,imx23-auart";
  870. reg = <0x8006a000 0x2000>;
  871. interrupts = <112>;
  872. dmas = <&dma_apbx 8>, <&dma_apbx 9>;
  873. dma-names = "rx", "tx";
  874. clocks = <&clks 45>;
  875. status = "disabled";
  876. };
  877. auart1: serial@8006c000 {
  878. compatible = "fsl,imx28-auart", "fsl,imx23-auart";
  879. reg = <0x8006c000 0x2000>;
  880. interrupts = <113>;
  881. dmas = <&dma_apbx 10>, <&dma_apbx 11>;
  882. dma-names = "rx", "tx";
  883. clocks = <&clks 45>;
  884. status = "disabled";
  885. };
  886. auart2: serial@8006e000 {
  887. compatible = "fsl,imx28-auart", "fsl,imx23-auart";
  888. reg = <0x8006e000 0x2000>;
  889. interrupts = <114>;
  890. dmas = <&dma_apbx 12>, <&dma_apbx 13>;
  891. dma-names = "rx", "tx";
  892. clocks = <&clks 45>;
  893. status = "disabled";
  894. };
  895. auart3: serial@80070000 {
  896. compatible = "fsl,imx28-auart", "fsl,imx23-auart";
  897. reg = <0x80070000 0x2000>;
  898. interrupts = <115>;
  899. dmas = <&dma_apbx 14>, <&dma_apbx 15>;
  900. dma-names = "rx", "tx";
  901. clocks = <&clks 45>;
  902. status = "disabled";
  903. };
  904. auart4: serial@80072000 {
  905. compatible = "fsl,imx28-auart", "fsl,imx23-auart";
  906. reg = <0x80072000 0x2000>;
  907. interrupts = <116>;
  908. dmas = <&dma_apbx 0>, <&dma_apbx 1>;
  909. dma-names = "rx", "tx";
  910. clocks = <&clks 45>;
  911. status = "disabled";
  912. };
  913. duart: serial@80074000 {
  914. compatible = "arm,pl011", "arm,primecell";
  915. reg = <0x80074000 0x1000>;
  916. interrupts = <47>;
  917. clocks = <&clks 45>, <&clks 26>;
  918. clock-names = "uart", "apb_pclk";
  919. status = "disabled";
  920. };
  921. usbphy0: usbphy@8007c000 {
  922. compatible = "fsl,imx28-usbphy", "fsl,imx23-usbphy";
  923. reg = <0x8007c000 0x2000>;
  924. clocks = <&clks 62>;
  925. status = "disabled";
  926. };
  927. usbphy1: usbphy@8007e000 {
  928. compatible = "fsl,imx28-usbphy", "fsl,imx23-usbphy";
  929. reg = <0x8007e000 0x2000>;
  930. clocks = <&clks 63>;
  931. status = "disabled";
  932. };
  933. };
  934. };
  935. ahb@80080000 {
  936. compatible = "simple-bus";
  937. #address-cells = <1>;
  938. #size-cells = <1>;
  939. reg = <0x80080000 0x80000>;
  940. ranges;
  941. usb0: usb@80080000 {
  942. compatible = "fsl,imx28-usb", "fsl,imx27-usb";
  943. reg = <0x80080000 0x10000>;
  944. interrupts = <93>;
  945. clocks = <&clks 60>;
  946. fsl,usbphy = <&usbphy0>;
  947. status = "disabled";
  948. };
  949. usb1: usb@80090000 {
  950. compatible = "fsl,imx28-usb", "fsl,imx27-usb";
  951. reg = <0x80090000 0x10000>;
  952. interrupts = <92>;
  953. clocks = <&clks 61>;
  954. fsl,usbphy = <&usbphy1>;
  955. status = "disabled";
  956. };
  957. dflpt: dflpt@800c0000 {
  958. reg = <0x800c0000 0x10000>;
  959. status = "disabled";
  960. };
  961. mac0: ethernet@800f0000 {
  962. compatible = "fsl,imx28-fec";
  963. reg = <0x800f0000 0x4000>;
  964. interrupts = <101>;
  965. clocks = <&clks 57>, <&clks 57>, <&clks 64>;
  966. clock-names = "ipg", "ahb", "enet_out";
  967. status = "disabled";
  968. };
  969. mac1: ethernet@800f4000 {
  970. compatible = "fsl,imx28-fec";
  971. reg = <0x800f4000 0x4000>;
  972. interrupts = <102>;
  973. clocks = <&clks 57>, <&clks 57>;
  974. clock-names = "ipg", "ahb";
  975. status = "disabled";
  976. };
  977. etn_switch: switch@800f8000 {
  978. reg = <0x800f8000 0x8000>;
  979. status = "disabled";
  980. };
  981. };
  982. };