system.c 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /*
  2. * Copyright (C) 1999 ARM Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  5. * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
  6. * Copyright 2009 Ilya Yanok, Emcraft Systems Ltd, yanok@emcraft.com
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/clk.h>
  20. #include <linux/io.h>
  21. #include <linux/err.h>
  22. #include <linux/delay.h>
  23. #include <asm/system_misc.h>
  24. #include <asm/proc-fns.h>
  25. #include <asm/mach-types.h>
  26. #include "common.h"
  27. #include "hardware.h"
  28. static void __iomem *wdog_base;
  29. static struct clk *wdog_clk;
  30. /*
  31. * Reset the system. It is called by machine_restart().
  32. */
  33. void mxc_restart(char mode, const char *cmd)
  34. {
  35. unsigned int wcr_enable;
  36. if (wdog_clk)
  37. clk_enable(wdog_clk);
  38. if (cpu_is_mx1())
  39. wcr_enable = (1 << 0);
  40. else
  41. wcr_enable = (1 << 2);
  42. /* Assert SRS signal */
  43. __raw_writew(wcr_enable, wdog_base);
  44. /* wait for reset to assert... */
  45. mdelay(500);
  46. pr_err("%s: Watchdog reset failed to assert reset\n", __func__);
  47. /* delay to allow the serial port to show the message */
  48. mdelay(50);
  49. /* we'll take a jump through zero as a poor second */
  50. soft_restart(0);
  51. }
  52. void __init mxc_arch_reset_init(void __iomem *base)
  53. {
  54. wdog_base = base;
  55. wdog_clk = clk_get_sys("imx2-wdt.0", NULL);
  56. if (IS_ERR(wdog_clk)) {
  57. pr_warn("%s: failed to get wdog clock\n", __func__);
  58. wdog_clk = NULL;
  59. return;
  60. }
  61. clk_prepare(wdog_clk);
  62. }