iwl-agn.c 120 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #define DRV_NAME "iwlagn"
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-calib.h"
  52. #include "iwl-agn.h"
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  62. #ifdef CONFIG_IWLWIFI_DEBUG
  63. #define VD "d"
  64. #else
  65. #define VD
  66. #endif
  67. #define DRV_VERSION IWLWIFI_VERSION VD
  68. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  69. MODULE_VERSION(DRV_VERSION);
  70. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  71. MODULE_LICENSE("GPL");
  72. MODULE_ALIAS("iwl4965");
  73. /**
  74. * iwl_commit_rxon - commit staging_rxon to hardware
  75. *
  76. * The RXON command in staging_rxon is committed to the hardware and
  77. * the active_rxon structure is updated with the new data. This
  78. * function correctly transitions out of the RXON_ASSOC_MSK state if
  79. * a HW tune is required based on the RXON structure changes.
  80. */
  81. int iwl_commit_rxon(struct iwl_priv *priv)
  82. {
  83. /* cast away the const for active_rxon in this function */
  84. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  85. int ret;
  86. bool new_assoc =
  87. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  88. if (!iwl_is_alive(priv))
  89. return -EBUSY;
  90. /* always get timestamp with Rx frame */
  91. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  92. ret = iwl_check_rxon_cmd(priv);
  93. if (ret) {
  94. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  95. return -EINVAL;
  96. }
  97. /*
  98. * receive commit_rxon request
  99. * abort any previous channel switch if still in process
  100. */
  101. if (priv->switch_rxon.switch_in_progress &&
  102. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  103. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  104. le16_to_cpu(priv->switch_rxon.channel));
  105. priv->switch_rxon.switch_in_progress = false;
  106. }
  107. /* If we don't need to send a full RXON, we can use
  108. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  109. * and other flags for the current radio configuration. */
  110. if (!iwl_full_rxon_required(priv)) {
  111. ret = iwl_send_rxon_assoc(priv);
  112. if (ret) {
  113. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  114. return ret;
  115. }
  116. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  117. iwl_print_rx_config_cmd(priv);
  118. return 0;
  119. }
  120. /* If we are currently associated and the new config requires
  121. * an RXON_ASSOC and the new config wants the associated mask enabled,
  122. * we must clear the associated from the active configuration
  123. * before we apply the new config */
  124. if (iwl_is_associated(priv) && new_assoc) {
  125. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  126. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  127. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  128. sizeof(struct iwl_rxon_cmd),
  129. &priv->active_rxon);
  130. /* If the mask clearing failed then we set
  131. * active_rxon back to what it was previously */
  132. if (ret) {
  133. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  134. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  135. return ret;
  136. }
  137. iwl_clear_ucode_stations(priv);
  138. iwl_restore_stations(priv);
  139. ret = iwl_restore_default_wep_keys(priv);
  140. if (ret) {
  141. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  142. return ret;
  143. }
  144. }
  145. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  146. "* with%s RXON_FILTER_ASSOC_MSK\n"
  147. "* channel = %d\n"
  148. "* bssid = %pM\n",
  149. (new_assoc ? "" : "out"),
  150. le16_to_cpu(priv->staging_rxon.channel),
  151. priv->staging_rxon.bssid_addr);
  152. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  153. /* Apply the new configuration
  154. * RXON unassoc clears the station table in uCode so restoration of
  155. * stations is needed after it (the RXON command) completes
  156. */
  157. if (!new_assoc) {
  158. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  159. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  160. if (ret) {
  161. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  162. return ret;
  163. }
  164. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  165. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  166. iwl_clear_ucode_stations(priv);
  167. iwl_restore_stations(priv);
  168. ret = iwl_restore_default_wep_keys(priv);
  169. if (ret) {
  170. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  171. return ret;
  172. }
  173. }
  174. priv->start_calib = 0;
  175. if (new_assoc) {
  176. /*
  177. * allow CTS-to-self if possible for new association.
  178. * this is relevant only for 5000 series and up,
  179. * but will not damage 4965
  180. */
  181. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  182. /* Apply the new configuration
  183. * RXON assoc doesn't clear the station table in uCode,
  184. */
  185. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  186. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  187. if (ret) {
  188. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  189. return ret;
  190. }
  191. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  192. }
  193. iwl_print_rx_config_cmd(priv);
  194. iwl_init_sensitivity(priv);
  195. /* If we issue a new RXON command which required a tune then we must
  196. * send a new TXPOWER command or we won't be able to Tx any frames */
  197. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  198. if (ret) {
  199. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  200. return ret;
  201. }
  202. return 0;
  203. }
  204. void iwl_update_chain_flags(struct iwl_priv *priv)
  205. {
  206. if (priv->cfg->ops->hcmd->set_rxon_chain)
  207. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  208. iwlcore_commit_rxon(priv);
  209. }
  210. static void iwl_clear_free_frames(struct iwl_priv *priv)
  211. {
  212. struct list_head *element;
  213. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  214. priv->frames_count);
  215. while (!list_empty(&priv->free_frames)) {
  216. element = priv->free_frames.next;
  217. list_del(element);
  218. kfree(list_entry(element, struct iwl_frame, list));
  219. priv->frames_count--;
  220. }
  221. if (priv->frames_count) {
  222. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  223. priv->frames_count);
  224. priv->frames_count = 0;
  225. }
  226. }
  227. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  228. {
  229. struct iwl_frame *frame;
  230. struct list_head *element;
  231. if (list_empty(&priv->free_frames)) {
  232. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  233. if (!frame) {
  234. IWL_ERR(priv, "Could not allocate frame!\n");
  235. return NULL;
  236. }
  237. priv->frames_count++;
  238. return frame;
  239. }
  240. element = priv->free_frames.next;
  241. list_del(element);
  242. return list_entry(element, struct iwl_frame, list);
  243. }
  244. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  245. {
  246. memset(frame, 0, sizeof(*frame));
  247. list_add(&frame->list, &priv->free_frames);
  248. }
  249. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  250. struct ieee80211_hdr *hdr,
  251. int left)
  252. {
  253. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  254. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  255. (priv->iw_mode != NL80211_IFTYPE_AP)))
  256. return 0;
  257. if (priv->ibss_beacon->len > left)
  258. return 0;
  259. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  260. return priv->ibss_beacon->len;
  261. }
  262. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  263. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  264. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  265. u8 *beacon, u32 frame_size)
  266. {
  267. u16 tim_idx;
  268. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  269. /*
  270. * The index is relative to frame start but we start looking at the
  271. * variable-length part of the beacon.
  272. */
  273. tim_idx = mgmt->u.beacon.variable - beacon;
  274. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  275. while ((tim_idx < (frame_size - 2)) &&
  276. (beacon[tim_idx] != WLAN_EID_TIM))
  277. tim_idx += beacon[tim_idx+1] + 2;
  278. /* If TIM field was found, set variables */
  279. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  280. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  281. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  282. } else
  283. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  284. }
  285. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  286. struct iwl_frame *frame)
  287. {
  288. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  289. u32 frame_size;
  290. u32 rate_flags;
  291. u32 rate;
  292. /*
  293. * We have to set up the TX command, the TX Beacon command, and the
  294. * beacon contents.
  295. */
  296. /* Initialize memory */
  297. tx_beacon_cmd = &frame->u.beacon;
  298. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  299. /* Set up TX beacon contents */
  300. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  301. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  302. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  303. return 0;
  304. /* Set up TX command fields */
  305. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  306. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  307. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  308. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  309. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  310. /* Set up TX beacon command fields */
  311. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  312. frame_size);
  313. /* Set up packet rate and flags */
  314. rate = iwl_rate_get_lowest_plcp(priv);
  315. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  316. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  317. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  318. rate_flags |= RATE_MCS_CCK_MSK;
  319. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  320. rate_flags);
  321. return sizeof(*tx_beacon_cmd) + frame_size;
  322. }
  323. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  324. {
  325. struct iwl_frame *frame;
  326. unsigned int frame_size;
  327. int rc;
  328. frame = iwl_get_free_frame(priv);
  329. if (!frame) {
  330. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  331. "command.\n");
  332. return -ENOMEM;
  333. }
  334. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  335. if (!frame_size) {
  336. IWL_ERR(priv, "Error configuring the beacon command\n");
  337. iwl_free_frame(priv, frame);
  338. return -EINVAL;
  339. }
  340. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  341. &frame->u.cmd[0]);
  342. iwl_free_frame(priv, frame);
  343. return rc;
  344. }
  345. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  346. {
  347. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  348. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  349. if (sizeof(dma_addr_t) > sizeof(u32))
  350. addr |=
  351. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  352. return addr;
  353. }
  354. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  355. {
  356. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  357. return le16_to_cpu(tb->hi_n_len) >> 4;
  358. }
  359. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  360. dma_addr_t addr, u16 len)
  361. {
  362. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  363. u16 hi_n_len = len << 4;
  364. put_unaligned_le32(addr, &tb->lo);
  365. if (sizeof(dma_addr_t) > sizeof(u32))
  366. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  367. tb->hi_n_len = cpu_to_le16(hi_n_len);
  368. tfd->num_tbs = idx + 1;
  369. }
  370. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  371. {
  372. return tfd->num_tbs & 0x1f;
  373. }
  374. /**
  375. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  376. * @priv - driver private data
  377. * @txq - tx queue
  378. *
  379. * Does NOT advance any TFD circular buffer read/write indexes
  380. * Does NOT free the TFD itself (which is within circular buffer)
  381. */
  382. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  383. {
  384. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  385. struct iwl_tfd *tfd;
  386. struct pci_dev *dev = priv->pci_dev;
  387. int index = txq->q.read_ptr;
  388. int i;
  389. int num_tbs;
  390. tfd = &tfd_tmp[index];
  391. /* Sanity check on number of chunks */
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  395. /* @todo issue fatal error, it is quite serious situation */
  396. return;
  397. }
  398. /* Unmap tx_cmd */
  399. if (num_tbs)
  400. pci_unmap_single(dev,
  401. pci_unmap_addr(&txq->meta[index], mapping),
  402. pci_unmap_len(&txq->meta[index], len),
  403. PCI_DMA_BIDIRECTIONAL);
  404. /* Unmap chunks, if any. */
  405. for (i = 1; i < num_tbs; i++) {
  406. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  407. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  408. if (txq->txb) {
  409. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  410. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  411. }
  412. }
  413. }
  414. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  415. struct iwl_tx_queue *txq,
  416. dma_addr_t addr, u16 len,
  417. u8 reset, u8 pad)
  418. {
  419. struct iwl_queue *q;
  420. struct iwl_tfd *tfd, *tfd_tmp;
  421. u32 num_tbs;
  422. q = &txq->q;
  423. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  424. tfd = &tfd_tmp[q->write_ptr];
  425. if (reset)
  426. memset(tfd, 0, sizeof(*tfd));
  427. num_tbs = iwl_tfd_get_num_tbs(tfd);
  428. /* Each TFD can point to a maximum 20 Tx buffers */
  429. if (num_tbs >= IWL_NUM_OF_TBS) {
  430. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  431. IWL_NUM_OF_TBS);
  432. return -EINVAL;
  433. }
  434. BUG_ON(addr & ~DMA_BIT_MASK(36));
  435. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  436. IWL_ERR(priv, "Unaligned address = %llx\n",
  437. (unsigned long long)addr);
  438. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  439. return 0;
  440. }
  441. /*
  442. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  443. * given Tx queue, and enable the DMA channel used for that queue.
  444. *
  445. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  446. * channels supported in hardware.
  447. */
  448. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  449. struct iwl_tx_queue *txq)
  450. {
  451. int txq_id = txq->q.id;
  452. /* Circular buffer (TFD queue in DRAM) physical base address */
  453. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  454. txq->q.dma_addr >> 8);
  455. return 0;
  456. }
  457. /******************************************************************************
  458. *
  459. * Generic RX handler implementations
  460. *
  461. ******************************************************************************/
  462. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  463. struct iwl_rx_mem_buffer *rxb)
  464. {
  465. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  466. struct iwl_alive_resp *palive;
  467. struct delayed_work *pwork;
  468. palive = &pkt->u.alive_frame;
  469. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  470. "0x%01X 0x%01X\n",
  471. palive->is_valid, palive->ver_type,
  472. palive->ver_subtype);
  473. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  474. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  475. memcpy(&priv->card_alive_init,
  476. &pkt->u.alive_frame,
  477. sizeof(struct iwl_init_alive_resp));
  478. pwork = &priv->init_alive_start;
  479. } else {
  480. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  481. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  482. sizeof(struct iwl_alive_resp));
  483. pwork = &priv->alive_start;
  484. }
  485. /* We delay the ALIVE response by 5ms to
  486. * give the HW RF Kill time to activate... */
  487. if (palive->is_valid == UCODE_VALID_OK)
  488. queue_delayed_work(priv->workqueue, pwork,
  489. msecs_to_jiffies(5));
  490. else
  491. IWL_WARN(priv, "uCode did not respond OK.\n");
  492. }
  493. static void iwl_bg_beacon_update(struct work_struct *work)
  494. {
  495. struct iwl_priv *priv =
  496. container_of(work, struct iwl_priv, beacon_update);
  497. struct sk_buff *beacon;
  498. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  499. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  500. if (!beacon) {
  501. IWL_ERR(priv, "update beacon failed\n");
  502. return;
  503. }
  504. mutex_lock(&priv->mutex);
  505. /* new beacon skb is allocated every time; dispose previous.*/
  506. if (priv->ibss_beacon)
  507. dev_kfree_skb(priv->ibss_beacon);
  508. priv->ibss_beacon = beacon;
  509. mutex_unlock(&priv->mutex);
  510. iwl_send_beacon_cmd(priv);
  511. }
  512. /**
  513. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  514. *
  515. * This callback is provided in order to send a statistics request.
  516. *
  517. * This timer function is continually reset to execute within
  518. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  519. * was received. We need to ensure we receive the statistics in order
  520. * to update the temperature used for calibrating the TXPOWER.
  521. */
  522. static void iwl_bg_statistics_periodic(unsigned long data)
  523. {
  524. struct iwl_priv *priv = (struct iwl_priv *)data;
  525. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  526. return;
  527. /* dont send host command if rf-kill is on */
  528. if (!iwl_is_ready_rf(priv))
  529. return;
  530. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  531. }
  532. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  533. u32 start_idx, u32 num_events,
  534. u32 mode)
  535. {
  536. u32 i;
  537. u32 ptr; /* SRAM byte address of log data */
  538. u32 ev, time, data; /* event log data */
  539. unsigned long reg_flags;
  540. if (mode == 0)
  541. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  542. else
  543. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  544. /* Make sure device is powered up for SRAM reads */
  545. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  546. if (iwl_grab_nic_access(priv)) {
  547. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  548. return;
  549. }
  550. /* Set starting address; reads will auto-increment */
  551. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  552. rmb();
  553. /*
  554. * "time" is actually "data" for mode 0 (no timestamp).
  555. * place event id # at far right for easier visual parsing.
  556. */
  557. for (i = 0; i < num_events; i++) {
  558. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  559. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  560. if (mode == 0) {
  561. trace_iwlwifi_dev_ucode_cont_event(priv,
  562. 0, time, ev);
  563. } else {
  564. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  565. trace_iwlwifi_dev_ucode_cont_event(priv,
  566. time, data, ev);
  567. }
  568. }
  569. /* Allow device to power down */
  570. iwl_release_nic_access(priv);
  571. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  572. }
  573. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  574. {
  575. u32 capacity; /* event log capacity in # entries */
  576. u32 base; /* SRAM byte address of event log header */
  577. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  578. u32 num_wraps; /* # times uCode wrapped to top of log */
  579. u32 next_entry; /* index of next entry to be written by uCode */
  580. if (priv->ucode_type == UCODE_INIT)
  581. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  582. else
  583. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  584. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  585. capacity = iwl_read_targ_mem(priv, base);
  586. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  587. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  588. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  589. } else
  590. return;
  591. if (num_wraps == priv->event_log.num_wraps) {
  592. iwl_print_cont_event_trace(priv,
  593. base, priv->event_log.next_entry,
  594. next_entry - priv->event_log.next_entry,
  595. mode);
  596. priv->event_log.non_wraps_count++;
  597. } else {
  598. if ((num_wraps - priv->event_log.num_wraps) > 1)
  599. priv->event_log.wraps_more_count++;
  600. else
  601. priv->event_log.wraps_once_count++;
  602. trace_iwlwifi_dev_ucode_wrap_event(priv,
  603. num_wraps - priv->event_log.num_wraps,
  604. next_entry, priv->event_log.next_entry);
  605. if (next_entry < priv->event_log.next_entry) {
  606. iwl_print_cont_event_trace(priv, base,
  607. priv->event_log.next_entry,
  608. capacity - priv->event_log.next_entry,
  609. mode);
  610. iwl_print_cont_event_trace(priv, base, 0,
  611. next_entry, mode);
  612. } else {
  613. iwl_print_cont_event_trace(priv, base,
  614. next_entry, capacity - next_entry,
  615. mode);
  616. iwl_print_cont_event_trace(priv, base, 0,
  617. next_entry, mode);
  618. }
  619. }
  620. priv->event_log.num_wraps = num_wraps;
  621. priv->event_log.next_entry = next_entry;
  622. }
  623. /**
  624. * iwl_bg_ucode_trace - Timer callback to log ucode event
  625. *
  626. * The timer is continually set to execute every
  627. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  628. * this function is to perform continuous uCode event logging operation
  629. * if enabled
  630. */
  631. static void iwl_bg_ucode_trace(unsigned long data)
  632. {
  633. struct iwl_priv *priv = (struct iwl_priv *)data;
  634. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  635. return;
  636. if (priv->event_log.ucode_trace) {
  637. iwl_continuous_event_trace(priv);
  638. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  639. mod_timer(&priv->ucode_trace,
  640. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  641. }
  642. }
  643. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  644. struct iwl_rx_mem_buffer *rxb)
  645. {
  646. #ifdef CONFIG_IWLWIFI_DEBUG
  647. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  648. struct iwl4965_beacon_notif *beacon =
  649. (struct iwl4965_beacon_notif *)pkt->u.raw;
  650. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  651. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  652. "tsf %d %d rate %d\n",
  653. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  654. beacon->beacon_notify_hdr.failure_frame,
  655. le32_to_cpu(beacon->ibss_mgr_status),
  656. le32_to_cpu(beacon->high_tsf),
  657. le32_to_cpu(beacon->low_tsf), rate);
  658. #endif
  659. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  660. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  661. queue_work(priv->workqueue, &priv->beacon_update);
  662. }
  663. /* Handle notification from uCode that card's power state is changing
  664. * due to software, hardware, or critical temperature RFKILL */
  665. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  666. struct iwl_rx_mem_buffer *rxb)
  667. {
  668. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  669. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  670. unsigned long status = priv->status;
  671. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  672. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  673. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  674. (flags & CT_CARD_DISABLED) ?
  675. "Reached" : "Not reached");
  676. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  677. CT_CARD_DISABLED)) {
  678. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  679. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  680. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  681. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  682. if (!(flags & RXON_CARD_DISABLED)) {
  683. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  684. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  685. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  686. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  687. }
  688. if (flags & CT_CARD_DISABLED)
  689. iwl_tt_enter_ct_kill(priv);
  690. }
  691. if (!(flags & CT_CARD_DISABLED))
  692. iwl_tt_exit_ct_kill(priv);
  693. if (flags & HW_CARD_DISABLED)
  694. set_bit(STATUS_RF_KILL_HW, &priv->status);
  695. else
  696. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  697. if (!(flags & RXON_CARD_DISABLED))
  698. iwl_scan_cancel(priv);
  699. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  700. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  701. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  702. test_bit(STATUS_RF_KILL_HW, &priv->status));
  703. else
  704. wake_up_interruptible(&priv->wait_command_queue);
  705. }
  706. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  707. {
  708. if (src == IWL_PWR_SRC_VAUX) {
  709. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  710. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  711. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  712. ~APMG_PS_CTRL_MSK_PWR_SRC);
  713. } else {
  714. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  715. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  716. ~APMG_PS_CTRL_MSK_PWR_SRC);
  717. }
  718. return 0;
  719. }
  720. /**
  721. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  722. *
  723. * Setup the RX handlers for each of the reply types sent from the uCode
  724. * to the host.
  725. *
  726. * This function chains into the hardware specific files for them to setup
  727. * any hardware specific handlers as well.
  728. */
  729. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  730. {
  731. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  732. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  733. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  734. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  735. iwl_rx_spectrum_measure_notif;
  736. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  737. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  738. iwl_rx_pm_debug_statistics_notif;
  739. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  740. /*
  741. * The same handler is used for both the REPLY to a discrete
  742. * statistics request from the host as well as for the periodic
  743. * statistics notifications (after received beacons) from the uCode.
  744. */
  745. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  746. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  747. iwl_setup_rx_scan_handlers(priv);
  748. /* status change handler */
  749. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  750. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  751. iwl_rx_missed_beacon_notif;
  752. /* Rx handlers */
  753. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  754. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  755. /* block ack */
  756. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  757. /* Set up hardware specific Rx handlers */
  758. priv->cfg->ops->lib->rx_handler_setup(priv);
  759. }
  760. /**
  761. * iwl_rx_handle - Main entry function for receiving responses from uCode
  762. *
  763. * Uses the priv->rx_handlers callback function array to invoke
  764. * the appropriate handlers, including command responses,
  765. * frame-received notifications, and other notifications.
  766. */
  767. void iwl_rx_handle(struct iwl_priv *priv)
  768. {
  769. struct iwl_rx_mem_buffer *rxb;
  770. struct iwl_rx_packet *pkt;
  771. struct iwl_rx_queue *rxq = &priv->rxq;
  772. u32 r, i;
  773. int reclaim;
  774. unsigned long flags;
  775. u8 fill_rx = 0;
  776. u32 count = 8;
  777. int total_empty;
  778. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  779. * buffer that the driver may process (last buffer filled by ucode). */
  780. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  781. i = rxq->read;
  782. /* Rx interrupt, but nothing sent from uCode */
  783. if (i == r)
  784. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  785. /* calculate total frames need to be restock after handling RX */
  786. total_empty = r - rxq->write_actual;
  787. if (total_empty < 0)
  788. total_empty += RX_QUEUE_SIZE;
  789. if (total_empty > (RX_QUEUE_SIZE / 2))
  790. fill_rx = 1;
  791. while (i != r) {
  792. rxb = rxq->queue[i];
  793. /* If an RXB doesn't have a Rx queue slot associated with it,
  794. * then a bug has been introduced in the queue refilling
  795. * routines -- catch it here */
  796. BUG_ON(rxb == NULL);
  797. rxq->queue[i] = NULL;
  798. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  799. PAGE_SIZE << priv->hw_params.rx_page_order,
  800. PCI_DMA_FROMDEVICE);
  801. pkt = rxb_addr(rxb);
  802. trace_iwlwifi_dev_rx(priv, pkt,
  803. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  804. /* Reclaim a command buffer only if this packet is a response
  805. * to a (driver-originated) command.
  806. * If the packet (e.g. Rx frame) originated from uCode,
  807. * there is no command buffer to reclaim.
  808. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  809. * but apparently a few don't get set; catch them here. */
  810. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  811. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  812. (pkt->hdr.cmd != REPLY_RX) &&
  813. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  814. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  815. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  816. (pkt->hdr.cmd != REPLY_TX);
  817. /* Based on type of command response or notification,
  818. * handle those that need handling via function in
  819. * rx_handlers table. See iwl_setup_rx_handlers() */
  820. if (priv->rx_handlers[pkt->hdr.cmd]) {
  821. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  822. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  823. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  824. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  825. } else {
  826. /* No handling needed */
  827. IWL_DEBUG_RX(priv,
  828. "r %d i %d No handler needed for %s, 0x%02x\n",
  829. r, i, get_cmd_string(pkt->hdr.cmd),
  830. pkt->hdr.cmd);
  831. }
  832. /*
  833. * XXX: After here, we should always check rxb->page
  834. * against NULL before touching it or its virtual
  835. * memory (pkt). Because some rx_handler might have
  836. * already taken or freed the pages.
  837. */
  838. if (reclaim) {
  839. /* Invoke any callbacks, transfer the buffer to caller,
  840. * and fire off the (possibly) blocking iwl_send_cmd()
  841. * as we reclaim the driver command queue */
  842. if (rxb->page)
  843. iwl_tx_cmd_complete(priv, rxb);
  844. else
  845. IWL_WARN(priv, "Claim null rxb?\n");
  846. }
  847. /* Reuse the page if possible. For notification packets and
  848. * SKBs that fail to Rx correctly, add them back into the
  849. * rx_free list for reuse later. */
  850. spin_lock_irqsave(&rxq->lock, flags);
  851. if (rxb->page != NULL) {
  852. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  853. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  854. PCI_DMA_FROMDEVICE);
  855. list_add_tail(&rxb->list, &rxq->rx_free);
  856. rxq->free_count++;
  857. } else
  858. list_add_tail(&rxb->list, &rxq->rx_used);
  859. spin_unlock_irqrestore(&rxq->lock, flags);
  860. i = (i + 1) & RX_QUEUE_MASK;
  861. /* If there are a lot of unused frames,
  862. * restock the Rx queue so ucode wont assert. */
  863. if (fill_rx) {
  864. count++;
  865. if (count >= 8) {
  866. rxq->read = i;
  867. iwlagn_rx_replenish_now(priv);
  868. count = 0;
  869. }
  870. }
  871. }
  872. /* Backtrack one entry */
  873. rxq->read = i;
  874. if (fill_rx)
  875. iwlagn_rx_replenish_now(priv);
  876. else
  877. iwlagn_rx_queue_restock(priv);
  878. }
  879. /* call this function to flush any scheduled tasklet */
  880. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  881. {
  882. /* wait to make sure we flush pending tasklet*/
  883. synchronize_irq(priv->pci_dev->irq);
  884. tasklet_kill(&priv->irq_tasklet);
  885. }
  886. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  887. {
  888. u32 inta, handled = 0;
  889. u32 inta_fh;
  890. unsigned long flags;
  891. u32 i;
  892. #ifdef CONFIG_IWLWIFI_DEBUG
  893. u32 inta_mask;
  894. #endif
  895. spin_lock_irqsave(&priv->lock, flags);
  896. /* Ack/clear/reset pending uCode interrupts.
  897. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  898. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  899. inta = iwl_read32(priv, CSR_INT);
  900. iwl_write32(priv, CSR_INT, inta);
  901. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  902. * Any new interrupts that happen after this, either while we're
  903. * in this tasklet, or later, will show up in next ISR/tasklet. */
  904. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  905. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  906. #ifdef CONFIG_IWLWIFI_DEBUG
  907. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  908. /* just for debug */
  909. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  910. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  911. inta, inta_mask, inta_fh);
  912. }
  913. #endif
  914. spin_unlock_irqrestore(&priv->lock, flags);
  915. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  916. * atomic, make sure that inta covers all the interrupts that
  917. * we've discovered, even if FH interrupt came in just after
  918. * reading CSR_INT. */
  919. if (inta_fh & CSR49_FH_INT_RX_MASK)
  920. inta |= CSR_INT_BIT_FH_RX;
  921. if (inta_fh & CSR49_FH_INT_TX_MASK)
  922. inta |= CSR_INT_BIT_FH_TX;
  923. /* Now service all interrupt bits discovered above. */
  924. if (inta & CSR_INT_BIT_HW_ERR) {
  925. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  926. /* Tell the device to stop sending interrupts */
  927. iwl_disable_interrupts(priv);
  928. priv->isr_stats.hw++;
  929. iwl_irq_handle_error(priv);
  930. handled |= CSR_INT_BIT_HW_ERR;
  931. return;
  932. }
  933. #ifdef CONFIG_IWLWIFI_DEBUG
  934. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  935. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  936. if (inta & CSR_INT_BIT_SCD) {
  937. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  938. "the frame/frames.\n");
  939. priv->isr_stats.sch++;
  940. }
  941. /* Alive notification via Rx interrupt will do the real work */
  942. if (inta & CSR_INT_BIT_ALIVE) {
  943. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  944. priv->isr_stats.alive++;
  945. }
  946. }
  947. #endif
  948. /* Safely ignore these bits for debug checks below */
  949. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  950. /* HW RF KILL switch toggled */
  951. if (inta & CSR_INT_BIT_RF_KILL) {
  952. int hw_rf_kill = 0;
  953. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  954. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  955. hw_rf_kill = 1;
  956. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  957. hw_rf_kill ? "disable radio" : "enable radio");
  958. priv->isr_stats.rfkill++;
  959. /* driver only loads ucode once setting the interface up.
  960. * the driver allows loading the ucode even if the radio
  961. * is killed. Hence update the killswitch state here. The
  962. * rfkill handler will care about restarting if needed.
  963. */
  964. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  965. if (hw_rf_kill)
  966. set_bit(STATUS_RF_KILL_HW, &priv->status);
  967. else
  968. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  969. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  970. }
  971. handled |= CSR_INT_BIT_RF_KILL;
  972. }
  973. /* Chip got too hot and stopped itself */
  974. if (inta & CSR_INT_BIT_CT_KILL) {
  975. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  976. priv->isr_stats.ctkill++;
  977. handled |= CSR_INT_BIT_CT_KILL;
  978. }
  979. /* Error detected by uCode */
  980. if (inta & CSR_INT_BIT_SW_ERR) {
  981. IWL_ERR(priv, "Microcode SW error detected. "
  982. " Restarting 0x%X.\n", inta);
  983. priv->isr_stats.sw++;
  984. priv->isr_stats.sw_err = inta;
  985. iwl_irq_handle_error(priv);
  986. handled |= CSR_INT_BIT_SW_ERR;
  987. }
  988. /*
  989. * uCode wakes up after power-down sleep.
  990. * Tell device about any new tx or host commands enqueued,
  991. * and about any Rx buffers made available while asleep.
  992. */
  993. if (inta & CSR_INT_BIT_WAKEUP) {
  994. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  995. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  996. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  997. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  998. priv->isr_stats.wakeup++;
  999. handled |= CSR_INT_BIT_WAKEUP;
  1000. }
  1001. /* All uCode command responses, including Tx command responses,
  1002. * Rx "responses" (frame-received notification), and other
  1003. * notifications from uCode come through here*/
  1004. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1005. iwl_rx_handle(priv);
  1006. priv->isr_stats.rx++;
  1007. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1008. }
  1009. /* This "Tx" DMA channel is used only for loading uCode */
  1010. if (inta & CSR_INT_BIT_FH_TX) {
  1011. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1012. priv->isr_stats.tx++;
  1013. handled |= CSR_INT_BIT_FH_TX;
  1014. /* Wake up uCode load routine, now that load is complete */
  1015. priv->ucode_write_complete = 1;
  1016. wake_up_interruptible(&priv->wait_command_queue);
  1017. }
  1018. if (inta & ~handled) {
  1019. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1020. priv->isr_stats.unhandled++;
  1021. }
  1022. if (inta & ~(priv->inta_mask)) {
  1023. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1024. inta & ~priv->inta_mask);
  1025. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1026. }
  1027. /* Re-enable all interrupts */
  1028. /* only Re-enable if diabled by irq */
  1029. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1030. iwl_enable_interrupts(priv);
  1031. #ifdef CONFIG_IWLWIFI_DEBUG
  1032. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1033. inta = iwl_read32(priv, CSR_INT);
  1034. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1035. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1036. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1037. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1038. }
  1039. #endif
  1040. }
  1041. /* tasklet for iwlagn interrupt */
  1042. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1043. {
  1044. u32 inta = 0;
  1045. u32 handled = 0;
  1046. unsigned long flags;
  1047. u32 i;
  1048. #ifdef CONFIG_IWLWIFI_DEBUG
  1049. u32 inta_mask;
  1050. #endif
  1051. spin_lock_irqsave(&priv->lock, flags);
  1052. /* Ack/clear/reset pending uCode interrupts.
  1053. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1054. */
  1055. /* There is a hardware bug in the interrupt mask function that some
  1056. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1057. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1058. * ICT interrupt handling mechanism has another bug that might cause
  1059. * these unmasked interrupts fail to be detected. We workaround the
  1060. * hardware bugs here by ACKing all the possible interrupts so that
  1061. * interrupt coalescing can still be achieved.
  1062. */
  1063. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1064. inta = priv->_agn.inta;
  1065. #ifdef CONFIG_IWLWIFI_DEBUG
  1066. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1067. /* just for debug */
  1068. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1069. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1070. inta, inta_mask);
  1071. }
  1072. #endif
  1073. spin_unlock_irqrestore(&priv->lock, flags);
  1074. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1075. priv->_agn.inta = 0;
  1076. /* Now service all interrupt bits discovered above. */
  1077. if (inta & CSR_INT_BIT_HW_ERR) {
  1078. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1079. /* Tell the device to stop sending interrupts */
  1080. iwl_disable_interrupts(priv);
  1081. priv->isr_stats.hw++;
  1082. iwl_irq_handle_error(priv);
  1083. handled |= CSR_INT_BIT_HW_ERR;
  1084. return;
  1085. }
  1086. #ifdef CONFIG_IWLWIFI_DEBUG
  1087. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1088. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1089. if (inta & CSR_INT_BIT_SCD) {
  1090. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1091. "the frame/frames.\n");
  1092. priv->isr_stats.sch++;
  1093. }
  1094. /* Alive notification via Rx interrupt will do the real work */
  1095. if (inta & CSR_INT_BIT_ALIVE) {
  1096. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1097. priv->isr_stats.alive++;
  1098. }
  1099. }
  1100. #endif
  1101. /* Safely ignore these bits for debug checks below */
  1102. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1103. /* HW RF KILL switch toggled */
  1104. if (inta & CSR_INT_BIT_RF_KILL) {
  1105. int hw_rf_kill = 0;
  1106. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1107. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1108. hw_rf_kill = 1;
  1109. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1110. hw_rf_kill ? "disable radio" : "enable radio");
  1111. priv->isr_stats.rfkill++;
  1112. /* driver only loads ucode once setting the interface up.
  1113. * the driver allows loading the ucode even if the radio
  1114. * is killed. Hence update the killswitch state here. The
  1115. * rfkill handler will care about restarting if needed.
  1116. */
  1117. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1118. if (hw_rf_kill)
  1119. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1120. else
  1121. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1122. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1123. }
  1124. handled |= CSR_INT_BIT_RF_KILL;
  1125. }
  1126. /* Chip got too hot and stopped itself */
  1127. if (inta & CSR_INT_BIT_CT_KILL) {
  1128. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1129. priv->isr_stats.ctkill++;
  1130. handled |= CSR_INT_BIT_CT_KILL;
  1131. }
  1132. /* Error detected by uCode */
  1133. if (inta & CSR_INT_BIT_SW_ERR) {
  1134. IWL_ERR(priv, "Microcode SW error detected. "
  1135. " Restarting 0x%X.\n", inta);
  1136. priv->isr_stats.sw++;
  1137. priv->isr_stats.sw_err = inta;
  1138. iwl_irq_handle_error(priv);
  1139. handled |= CSR_INT_BIT_SW_ERR;
  1140. }
  1141. /* uCode wakes up after power-down sleep */
  1142. if (inta & CSR_INT_BIT_WAKEUP) {
  1143. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1144. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1145. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1146. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1147. priv->isr_stats.wakeup++;
  1148. handled |= CSR_INT_BIT_WAKEUP;
  1149. }
  1150. /* All uCode command responses, including Tx command responses,
  1151. * Rx "responses" (frame-received notification), and other
  1152. * notifications from uCode come through here*/
  1153. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1154. CSR_INT_BIT_RX_PERIODIC)) {
  1155. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1156. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1157. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1158. iwl_write32(priv, CSR_FH_INT_STATUS,
  1159. CSR49_FH_INT_RX_MASK);
  1160. }
  1161. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1162. handled |= CSR_INT_BIT_RX_PERIODIC;
  1163. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1164. }
  1165. /* Sending RX interrupt require many steps to be done in the
  1166. * the device:
  1167. * 1- write interrupt to current index in ICT table.
  1168. * 2- dma RX frame.
  1169. * 3- update RX shared data to indicate last write index.
  1170. * 4- send interrupt.
  1171. * This could lead to RX race, driver could receive RX interrupt
  1172. * but the shared data changes does not reflect this;
  1173. * periodic interrupt will detect any dangling Rx activity.
  1174. */
  1175. /* Disable periodic interrupt; we use it as just a one-shot. */
  1176. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1177. CSR_INT_PERIODIC_DIS);
  1178. iwl_rx_handle(priv);
  1179. /*
  1180. * Enable periodic interrupt in 8 msec only if we received
  1181. * real RX interrupt (instead of just periodic int), to catch
  1182. * any dangling Rx interrupt. If it was just the periodic
  1183. * interrupt, there was no dangling Rx activity, and no need
  1184. * to extend the periodic interrupt; one-shot is enough.
  1185. */
  1186. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1187. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1188. CSR_INT_PERIODIC_ENA);
  1189. priv->isr_stats.rx++;
  1190. }
  1191. /* This "Tx" DMA channel is used only for loading uCode */
  1192. if (inta & CSR_INT_BIT_FH_TX) {
  1193. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1194. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1195. priv->isr_stats.tx++;
  1196. handled |= CSR_INT_BIT_FH_TX;
  1197. /* Wake up uCode load routine, now that load is complete */
  1198. priv->ucode_write_complete = 1;
  1199. wake_up_interruptible(&priv->wait_command_queue);
  1200. }
  1201. if (inta & ~handled) {
  1202. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1203. priv->isr_stats.unhandled++;
  1204. }
  1205. if (inta & ~(priv->inta_mask)) {
  1206. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1207. inta & ~priv->inta_mask);
  1208. }
  1209. /* Re-enable all interrupts */
  1210. /* only Re-enable if diabled by irq */
  1211. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1212. iwl_enable_interrupts(priv);
  1213. }
  1214. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1215. #define ACK_CNT_RATIO (50)
  1216. #define BA_TIMEOUT_CNT (5)
  1217. #define BA_TIMEOUT_MAX (16)
  1218. /**
  1219. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1220. *
  1221. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1222. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1223. * operation state.
  1224. */
  1225. bool iwl_good_ack_health(struct iwl_priv *priv,
  1226. struct iwl_rx_packet *pkt)
  1227. {
  1228. bool rc = true;
  1229. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1230. int ba_timeout_delta;
  1231. actual_ack_cnt_delta =
  1232. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1233. le32_to_cpu(priv->_agn.statistics.tx.actual_ack_cnt);
  1234. expected_ack_cnt_delta =
  1235. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1236. le32_to_cpu(priv->_agn.statistics.tx.expected_ack_cnt);
  1237. ba_timeout_delta =
  1238. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1239. le32_to_cpu(priv->_agn.statistics.tx.agg.ba_timeout);
  1240. if ((priv->_agn.agg_tids_count > 0) &&
  1241. (expected_ack_cnt_delta > 0) &&
  1242. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1243. < ACK_CNT_RATIO) &&
  1244. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1245. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1246. " expected_ack_cnt = %d\n",
  1247. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1248. #ifdef CONFIG_IWLWIFI_DEBUG
  1249. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1250. priv->_agn.delta_statistics.tx.rx_detected_cnt);
  1251. IWL_DEBUG_RADIO(priv,
  1252. "ack_or_ba_timeout_collision delta = %d\n",
  1253. priv->_agn.delta_statistics.tx.
  1254. ack_or_ba_timeout_collision);
  1255. #endif
  1256. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1257. ba_timeout_delta);
  1258. if (!actual_ack_cnt_delta &&
  1259. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1260. rc = false;
  1261. }
  1262. return rc;
  1263. }
  1264. /******************************************************************************
  1265. *
  1266. * uCode download functions
  1267. *
  1268. ******************************************************************************/
  1269. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1270. {
  1271. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1272. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1273. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1274. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1275. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1276. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1277. }
  1278. static void iwl_nic_start(struct iwl_priv *priv)
  1279. {
  1280. /* Remove all resets to allow NIC to operate */
  1281. iwl_write32(priv, CSR_RESET, 0);
  1282. }
  1283. struct iwlagn_ucode_capabilities {
  1284. u32 max_probe_length;
  1285. };
  1286. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1287. static int iwl_mac_setup_register(struct iwl_priv *priv,
  1288. struct iwlagn_ucode_capabilities *capa);
  1289. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1290. {
  1291. const char *name_pre = priv->cfg->fw_name_pre;
  1292. if (first)
  1293. priv->fw_index = priv->cfg->ucode_api_max;
  1294. else
  1295. priv->fw_index--;
  1296. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1297. IWL_ERR(priv, "no suitable firmware found!\n");
  1298. return -ENOENT;
  1299. }
  1300. sprintf(priv->firmware_name, "%s%d%s",
  1301. name_pre, priv->fw_index, ".ucode");
  1302. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1303. priv->firmware_name);
  1304. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1305. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1306. iwl_ucode_callback);
  1307. }
  1308. struct iwlagn_firmware_pieces {
  1309. const void *inst, *data, *init, *init_data, *boot;
  1310. size_t inst_size, data_size, init_size, init_data_size, boot_size;
  1311. u32 build;
  1312. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  1313. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  1314. };
  1315. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  1316. const struct firmware *ucode_raw,
  1317. struct iwlagn_firmware_pieces *pieces)
  1318. {
  1319. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  1320. u32 api_ver, hdr_size;
  1321. const u8 *src;
  1322. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1323. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1324. switch (api_ver) {
  1325. default:
  1326. /*
  1327. * 4965 doesn't revision the firmware file format
  1328. * along with the API version, it always uses v1
  1329. * file format.
  1330. */
  1331. if ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) !=
  1332. CSR_HW_REV_TYPE_4965) {
  1333. hdr_size = 28;
  1334. if (ucode_raw->size < hdr_size) {
  1335. IWL_ERR(priv, "File size too small!\n");
  1336. return -EINVAL;
  1337. }
  1338. pieces->build = le32_to_cpu(ucode->u.v2.build);
  1339. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  1340. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  1341. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  1342. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  1343. pieces->boot_size = le32_to_cpu(ucode->u.v2.boot_size);
  1344. src = ucode->u.v2.data;
  1345. break;
  1346. }
  1347. /* fall through for 4965 */
  1348. case 0:
  1349. case 1:
  1350. case 2:
  1351. hdr_size = 24;
  1352. if (ucode_raw->size < hdr_size) {
  1353. IWL_ERR(priv, "File size too small!\n");
  1354. return -EINVAL;
  1355. }
  1356. pieces->build = 0;
  1357. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  1358. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  1359. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  1360. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  1361. pieces->boot_size = le32_to_cpu(ucode->u.v1.boot_size);
  1362. src = ucode->u.v1.data;
  1363. break;
  1364. }
  1365. /* Verify size of file vs. image size info in file's header */
  1366. if (ucode_raw->size != hdr_size + pieces->inst_size +
  1367. pieces->data_size + pieces->init_size +
  1368. pieces->init_data_size + pieces->boot_size) {
  1369. IWL_ERR(priv,
  1370. "uCode file size %d does not match expected size\n",
  1371. (int)ucode_raw->size);
  1372. return -EINVAL;
  1373. }
  1374. pieces->inst = src;
  1375. src += pieces->inst_size;
  1376. pieces->data = src;
  1377. src += pieces->data_size;
  1378. pieces->init = src;
  1379. src += pieces->init_size;
  1380. pieces->init_data = src;
  1381. src += pieces->init_data_size;
  1382. pieces->boot = src;
  1383. src += pieces->boot_size;
  1384. return 0;
  1385. }
  1386. static int iwlagn_wanted_ucode_alternative = 1;
  1387. static int iwlagn_load_firmware(struct iwl_priv *priv,
  1388. const struct firmware *ucode_raw,
  1389. struct iwlagn_firmware_pieces *pieces,
  1390. struct iwlagn_ucode_capabilities *capa)
  1391. {
  1392. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  1393. struct iwl_ucode_tlv *tlv;
  1394. size_t len = ucode_raw->size;
  1395. const u8 *data;
  1396. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  1397. u64 alternatives;
  1398. if (len < sizeof(*ucode))
  1399. return -EINVAL;
  1400. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC))
  1401. return -EINVAL;
  1402. /*
  1403. * Check which alternatives are present, and "downgrade"
  1404. * when the chosen alternative is not present, warning
  1405. * the user when that happens. Some files may not have
  1406. * any alternatives, so don't warn in that case.
  1407. */
  1408. alternatives = le64_to_cpu(ucode->alternatives);
  1409. tmp = wanted_alternative;
  1410. if (wanted_alternative > 63)
  1411. wanted_alternative = 63;
  1412. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  1413. wanted_alternative--;
  1414. if (wanted_alternative && wanted_alternative != tmp)
  1415. IWL_WARN(priv,
  1416. "uCode alternative %d not available, choosing %d\n",
  1417. tmp, wanted_alternative);
  1418. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1419. pieces->build = le32_to_cpu(ucode->build);
  1420. data = ucode->data;
  1421. len -= sizeof(*ucode);
  1422. while (len >= sizeof(*tlv)) {
  1423. u32 tlv_len;
  1424. enum iwl_ucode_tlv_type tlv_type;
  1425. u16 tlv_alt;
  1426. const u8 *tlv_data;
  1427. len -= sizeof(*tlv);
  1428. tlv = (void *)data;
  1429. tlv_len = le32_to_cpu(tlv->length);
  1430. tlv_type = le16_to_cpu(tlv->type);
  1431. tlv_alt = le16_to_cpu(tlv->alternative);
  1432. tlv_data = tlv->data;
  1433. if (len < tlv_len)
  1434. return -EINVAL;
  1435. len -= ALIGN(tlv_len, 4);
  1436. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  1437. /*
  1438. * Alternative 0 is always valid.
  1439. *
  1440. * Skip alternative TLVs that are not selected.
  1441. */
  1442. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  1443. continue;
  1444. switch (tlv_type) {
  1445. case IWL_UCODE_TLV_INST:
  1446. pieces->inst = tlv_data;
  1447. pieces->inst_size = tlv_len;
  1448. break;
  1449. case IWL_UCODE_TLV_DATA:
  1450. pieces->data = tlv_data;
  1451. pieces->data_size = tlv_len;
  1452. break;
  1453. case IWL_UCODE_TLV_INIT:
  1454. pieces->init = tlv_data;
  1455. pieces->init_size = tlv_len;
  1456. break;
  1457. case IWL_UCODE_TLV_INIT_DATA:
  1458. pieces->init_data = tlv_data;
  1459. pieces->init_data_size = tlv_len;
  1460. break;
  1461. case IWL_UCODE_TLV_BOOT:
  1462. pieces->boot = tlv_data;
  1463. pieces->boot_size = tlv_len;
  1464. break;
  1465. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  1466. if (tlv_len != 4)
  1467. return -EINVAL;
  1468. capa->max_probe_length =
  1469. le32_to_cpup((__le32 *)tlv_data);
  1470. break;
  1471. case IWL_UCODE_TLV_INIT_EVTLOG_PTR:
  1472. if (tlv_len != 4)
  1473. return -EINVAL;
  1474. pieces->init_evtlog_ptr =
  1475. le32_to_cpup((__le32 *)tlv_data);
  1476. break;
  1477. case IWL_UCODE_TLV_INIT_EVTLOG_SIZE:
  1478. if (tlv_len != 4)
  1479. return -EINVAL;
  1480. pieces->init_evtlog_size =
  1481. le32_to_cpup((__le32 *)tlv_data);
  1482. break;
  1483. case IWL_UCODE_TLV_INIT_ERRLOG_PTR:
  1484. if (tlv_len != 4)
  1485. return -EINVAL;
  1486. pieces->init_errlog_ptr =
  1487. le32_to_cpup((__le32 *)tlv_data);
  1488. break;
  1489. case IWL_UCODE_TLV_RUNT_EVTLOG_PTR:
  1490. if (tlv_len != 4)
  1491. return -EINVAL;
  1492. pieces->inst_evtlog_ptr =
  1493. le32_to_cpup((__le32 *)tlv_data);
  1494. break;
  1495. case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE:
  1496. if (tlv_len != 4)
  1497. return -EINVAL;
  1498. pieces->inst_evtlog_size =
  1499. le32_to_cpup((__le32 *)tlv_data);
  1500. break;
  1501. case IWL_UCODE_TLV_RUNT_ERRLOG_PTR:
  1502. if (tlv_len != 4)
  1503. return -EINVAL;
  1504. pieces->inst_errlog_ptr =
  1505. le32_to_cpup((__le32 *)tlv_data);
  1506. break;
  1507. default:
  1508. break;
  1509. }
  1510. }
  1511. if (len)
  1512. return -EINVAL;
  1513. return 0;
  1514. }
  1515. /**
  1516. * iwl_ucode_callback - callback when firmware was loaded
  1517. *
  1518. * If loaded successfully, copies the firmware into buffers
  1519. * for the card to fetch (via DMA).
  1520. */
  1521. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1522. {
  1523. struct iwl_priv *priv = context;
  1524. struct iwl_ucode_header *ucode;
  1525. int err;
  1526. struct iwlagn_firmware_pieces pieces;
  1527. const unsigned int api_max = priv->cfg->ucode_api_max;
  1528. const unsigned int api_min = priv->cfg->ucode_api_min;
  1529. u32 api_ver;
  1530. char buildstr[25];
  1531. u32 build;
  1532. struct iwlagn_ucode_capabilities ucode_capa = {
  1533. .max_probe_length = 200,
  1534. };
  1535. memset(&pieces, 0, sizeof(pieces));
  1536. if (!ucode_raw) {
  1537. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1538. priv->firmware_name);
  1539. goto try_again;
  1540. }
  1541. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1542. priv->firmware_name, ucode_raw->size);
  1543. /* Make sure that we got at least the API version number */
  1544. if (ucode_raw->size < 4) {
  1545. IWL_ERR(priv, "File size way too small!\n");
  1546. goto try_again;
  1547. }
  1548. /* Data from ucode file: header followed by uCode images */
  1549. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1550. if (ucode->ver)
  1551. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1552. else
  1553. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1554. &ucode_capa);
  1555. if (err)
  1556. goto try_again;
  1557. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1558. build = pieces.build;
  1559. /*
  1560. * api_ver should match the api version forming part of the
  1561. * firmware filename ... but we don't check for that and only rely
  1562. * on the API version read from firmware header from here on forward
  1563. */
  1564. if (api_ver < api_min || api_ver > api_max) {
  1565. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1566. "Driver supports v%u, firmware is v%u.\n",
  1567. api_max, api_ver);
  1568. goto try_again;
  1569. }
  1570. if (api_ver != api_max)
  1571. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1572. "got v%u. New firmware can be obtained "
  1573. "from http://www.intellinuxwireless.org.\n",
  1574. api_max, api_ver);
  1575. if (build)
  1576. sprintf(buildstr, " build %u", build);
  1577. else
  1578. buildstr[0] = '\0';
  1579. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1580. IWL_UCODE_MAJOR(priv->ucode_ver),
  1581. IWL_UCODE_MINOR(priv->ucode_ver),
  1582. IWL_UCODE_API(priv->ucode_ver),
  1583. IWL_UCODE_SERIAL(priv->ucode_ver),
  1584. buildstr);
  1585. snprintf(priv->hw->wiphy->fw_version,
  1586. sizeof(priv->hw->wiphy->fw_version),
  1587. "%u.%u.%u.%u%s",
  1588. IWL_UCODE_MAJOR(priv->ucode_ver),
  1589. IWL_UCODE_MINOR(priv->ucode_ver),
  1590. IWL_UCODE_API(priv->ucode_ver),
  1591. IWL_UCODE_SERIAL(priv->ucode_ver),
  1592. buildstr);
  1593. /*
  1594. * For any of the failures below (before allocating pci memory)
  1595. * we will try to load a version with a smaller API -- maybe the
  1596. * user just got a corrupted version of the latest API.
  1597. */
  1598. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1599. priv->ucode_ver);
  1600. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1601. pieces.inst_size);
  1602. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1603. pieces.data_size);
  1604. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1605. pieces.init_size);
  1606. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1607. pieces.init_data_size);
  1608. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %Zd\n",
  1609. pieces.boot_size);
  1610. /* Verify that uCode images will fit in card's SRAM */
  1611. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1612. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1613. pieces.inst_size);
  1614. goto try_again;
  1615. }
  1616. if (pieces.data_size > priv->hw_params.max_data_size) {
  1617. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1618. pieces.data_size);
  1619. goto try_again;
  1620. }
  1621. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1622. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1623. pieces.init_size);
  1624. goto try_again;
  1625. }
  1626. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1627. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1628. pieces.init_data_size);
  1629. goto try_again;
  1630. }
  1631. if (pieces.boot_size > priv->hw_params.max_bsm_size) {
  1632. IWL_ERR(priv, "uCode boot instr len %Zd too large to fit in\n",
  1633. pieces.boot_size);
  1634. goto try_again;
  1635. }
  1636. /* Allocate ucode buffers for card's bus-master loading ... */
  1637. /* Runtime instructions and 2 copies of data:
  1638. * 1) unmodified from disk
  1639. * 2) backup cache for save/restore during power-downs */
  1640. priv->ucode_code.len = pieces.inst_size;
  1641. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1642. priv->ucode_data.len = pieces.data_size;
  1643. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1644. priv->ucode_data_backup.len = pieces.data_size;
  1645. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1646. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1647. !priv->ucode_data_backup.v_addr)
  1648. goto err_pci_alloc;
  1649. /* Initialization instructions and data */
  1650. if (pieces.init_size && pieces.init_data_size) {
  1651. priv->ucode_init.len = pieces.init_size;
  1652. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1653. priv->ucode_init_data.len = pieces.init_data_size;
  1654. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1655. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1656. goto err_pci_alloc;
  1657. }
  1658. /* Bootstrap (instructions only, no data) */
  1659. if (pieces.boot_size) {
  1660. priv->ucode_boot.len = pieces.boot_size;
  1661. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1662. if (!priv->ucode_boot.v_addr)
  1663. goto err_pci_alloc;
  1664. }
  1665. /* Now that we can no longer fail, copy information */
  1666. /*
  1667. * The (size - 16) / 12 formula is based on the information recorded
  1668. * for each event, which is of mode 1 (including timestamp) for all
  1669. * new microcodes that include this information.
  1670. */
  1671. priv->_agn.init_evtlog_ptr = pieces.init_evtlog_ptr;
  1672. if (pieces.init_evtlog_size)
  1673. priv->_agn.init_evtlog_size = (pieces.init_evtlog_size - 16)/12;
  1674. else
  1675. priv->_agn.init_evtlog_size = priv->cfg->max_event_log_size;
  1676. priv->_agn.init_errlog_ptr = pieces.init_errlog_ptr;
  1677. priv->_agn.inst_evtlog_ptr = pieces.inst_evtlog_ptr;
  1678. if (pieces.inst_evtlog_size)
  1679. priv->_agn.inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12;
  1680. else
  1681. priv->_agn.inst_evtlog_size = priv->cfg->max_event_log_size;
  1682. priv->_agn.inst_errlog_ptr = pieces.inst_errlog_ptr;
  1683. /* Copy images into buffers for card's bus-master reads ... */
  1684. /* Runtime instructions (first block of data in file) */
  1685. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n",
  1686. pieces.inst_size);
  1687. memcpy(priv->ucode_code.v_addr, pieces.inst, pieces.inst_size);
  1688. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1689. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1690. /*
  1691. * Runtime data
  1692. * NOTE: Copy into backup buffer will be done in iwl_up()
  1693. */
  1694. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n",
  1695. pieces.data_size);
  1696. memcpy(priv->ucode_data.v_addr, pieces.data, pieces.data_size);
  1697. memcpy(priv->ucode_data_backup.v_addr, pieces.data, pieces.data_size);
  1698. /* Initialization instructions */
  1699. if (pieces.init_size) {
  1700. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1701. pieces.init_size);
  1702. memcpy(priv->ucode_init.v_addr, pieces.init, pieces.init_size);
  1703. }
  1704. /* Initialization data */
  1705. if (pieces.init_data_size) {
  1706. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1707. pieces.init_data_size);
  1708. memcpy(priv->ucode_init_data.v_addr, pieces.init_data,
  1709. pieces.init_data_size);
  1710. }
  1711. /* Bootstrap instructions */
  1712. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n",
  1713. pieces.boot_size);
  1714. memcpy(priv->ucode_boot.v_addr, pieces.boot, pieces.boot_size);
  1715. /**************************************************
  1716. * This is still part of probe() in a sense...
  1717. *
  1718. * 9. Setup and register with mac80211 and debugfs
  1719. **************************************************/
  1720. err = iwl_mac_setup_register(priv, &ucode_capa);
  1721. if (err)
  1722. goto out_unbind;
  1723. err = iwl_dbgfs_register(priv, DRV_NAME);
  1724. if (err)
  1725. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1726. /* We have our copies now, allow OS release its copies */
  1727. release_firmware(ucode_raw);
  1728. complete(&priv->_agn.firmware_loading_complete);
  1729. return;
  1730. try_again:
  1731. /* try next, if any */
  1732. if (iwl_request_firmware(priv, false))
  1733. goto out_unbind;
  1734. release_firmware(ucode_raw);
  1735. return;
  1736. err_pci_alloc:
  1737. IWL_ERR(priv, "failed to allocate pci memory\n");
  1738. iwl_dealloc_ucode_pci(priv);
  1739. out_unbind:
  1740. complete(&priv->_agn.firmware_loading_complete);
  1741. device_release_driver(&priv->pci_dev->dev);
  1742. release_firmware(ucode_raw);
  1743. }
  1744. static const char *desc_lookup_text[] = {
  1745. "OK",
  1746. "FAIL",
  1747. "BAD_PARAM",
  1748. "BAD_CHECKSUM",
  1749. "NMI_INTERRUPT_WDG",
  1750. "SYSASSERT",
  1751. "FATAL_ERROR",
  1752. "BAD_COMMAND",
  1753. "HW_ERROR_TUNE_LOCK",
  1754. "HW_ERROR_TEMPERATURE",
  1755. "ILLEGAL_CHAN_FREQ",
  1756. "VCC_NOT_STABLE",
  1757. "FH_ERROR",
  1758. "NMI_INTERRUPT_HOST",
  1759. "NMI_INTERRUPT_ACTION_PT",
  1760. "NMI_INTERRUPT_UNKNOWN",
  1761. "UCODE_VERSION_MISMATCH",
  1762. "HW_ERROR_ABS_LOCK",
  1763. "HW_ERROR_CAL_LOCK_FAIL",
  1764. "NMI_INTERRUPT_INST_ACTION_PT",
  1765. "NMI_INTERRUPT_DATA_ACTION_PT",
  1766. "NMI_TRM_HW_ER",
  1767. "NMI_INTERRUPT_TRM",
  1768. "NMI_INTERRUPT_BREAK_POINT"
  1769. "DEBUG_0",
  1770. "DEBUG_1",
  1771. "DEBUG_2",
  1772. "DEBUG_3",
  1773. "ADVANCED SYSASSERT"
  1774. };
  1775. static const char *desc_lookup(int i)
  1776. {
  1777. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1778. if (i < 0 || i > max)
  1779. i = max;
  1780. return desc_lookup_text[i];
  1781. }
  1782. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1783. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1784. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1785. {
  1786. u32 data2, line;
  1787. u32 desc, time, count, base, data1;
  1788. u32 blink1, blink2, ilink1, ilink2;
  1789. u32 pc, hcmd;
  1790. if (priv->ucode_type == UCODE_INIT) {
  1791. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1792. if (!base)
  1793. base = priv->_agn.init_errlog_ptr;
  1794. } else {
  1795. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1796. if (!base)
  1797. base = priv->_agn.inst_errlog_ptr;
  1798. }
  1799. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1800. IWL_ERR(priv,
  1801. "Not valid error log pointer 0x%08X for %s uCode\n",
  1802. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1803. return;
  1804. }
  1805. count = iwl_read_targ_mem(priv, base);
  1806. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1807. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1808. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1809. priv->status, count);
  1810. }
  1811. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1812. pc = iwl_read_targ_mem(priv, base + 2 * sizeof(u32));
  1813. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1814. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1815. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1816. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1817. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1818. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1819. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1820. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1821. hcmd = iwl_read_targ_mem(priv, base + 22 * sizeof(u32));
  1822. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1823. blink1, blink2, ilink1, ilink2);
  1824. IWL_ERR(priv, "Desc Time "
  1825. "data1 data2 line\n");
  1826. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1827. desc_lookup(desc), desc, time, data1, data2, line);
  1828. IWL_ERR(priv, "pc blink1 blink2 ilink1 ilink2 hcmd\n");
  1829. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n",
  1830. pc, blink1, blink2, ilink1, ilink2, hcmd);
  1831. }
  1832. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1833. /**
  1834. * iwl_print_event_log - Dump error event log to syslog
  1835. *
  1836. */
  1837. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1838. u32 num_events, u32 mode,
  1839. int pos, char **buf, size_t bufsz)
  1840. {
  1841. u32 i;
  1842. u32 base; /* SRAM byte address of event log header */
  1843. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1844. u32 ptr; /* SRAM byte address of log data */
  1845. u32 ev, time, data; /* event log data */
  1846. unsigned long reg_flags;
  1847. if (num_events == 0)
  1848. return pos;
  1849. if (priv->ucode_type == UCODE_INIT) {
  1850. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1851. if (!base)
  1852. base = priv->_agn.init_evtlog_ptr;
  1853. } else {
  1854. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1855. if (!base)
  1856. base = priv->_agn.inst_evtlog_ptr;
  1857. }
  1858. if (mode == 0)
  1859. event_size = 2 * sizeof(u32);
  1860. else
  1861. event_size = 3 * sizeof(u32);
  1862. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1863. /* Make sure device is powered up for SRAM reads */
  1864. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1865. iwl_grab_nic_access(priv);
  1866. /* Set starting address; reads will auto-increment */
  1867. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1868. rmb();
  1869. /* "time" is actually "data" for mode 0 (no timestamp).
  1870. * place event id # at far right for easier visual parsing. */
  1871. for (i = 0; i < num_events; i++) {
  1872. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1873. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1874. if (mode == 0) {
  1875. /* data, ev */
  1876. if (bufsz) {
  1877. pos += scnprintf(*buf + pos, bufsz - pos,
  1878. "EVT_LOG:0x%08x:%04u\n",
  1879. time, ev);
  1880. } else {
  1881. trace_iwlwifi_dev_ucode_event(priv, 0,
  1882. time, ev);
  1883. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1884. time, ev);
  1885. }
  1886. } else {
  1887. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1888. if (bufsz) {
  1889. pos += scnprintf(*buf + pos, bufsz - pos,
  1890. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1891. time, data, ev);
  1892. } else {
  1893. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1894. time, data, ev);
  1895. trace_iwlwifi_dev_ucode_event(priv, time,
  1896. data, ev);
  1897. }
  1898. }
  1899. }
  1900. /* Allow device to power down */
  1901. iwl_release_nic_access(priv);
  1902. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1903. return pos;
  1904. }
  1905. /**
  1906. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1907. */
  1908. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1909. u32 num_wraps, u32 next_entry,
  1910. u32 size, u32 mode,
  1911. int pos, char **buf, size_t bufsz)
  1912. {
  1913. /*
  1914. * display the newest DEFAULT_LOG_ENTRIES entries
  1915. * i.e the entries just before the next ont that uCode would fill.
  1916. */
  1917. if (num_wraps) {
  1918. if (next_entry < size) {
  1919. pos = iwl_print_event_log(priv,
  1920. capacity - (size - next_entry),
  1921. size - next_entry, mode,
  1922. pos, buf, bufsz);
  1923. pos = iwl_print_event_log(priv, 0,
  1924. next_entry, mode,
  1925. pos, buf, bufsz);
  1926. } else
  1927. pos = iwl_print_event_log(priv, next_entry - size,
  1928. size, mode, pos, buf, bufsz);
  1929. } else {
  1930. if (next_entry < size) {
  1931. pos = iwl_print_event_log(priv, 0, next_entry,
  1932. mode, pos, buf, bufsz);
  1933. } else {
  1934. pos = iwl_print_event_log(priv, next_entry - size,
  1935. size, mode, pos, buf, bufsz);
  1936. }
  1937. }
  1938. return pos;
  1939. }
  1940. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1941. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1942. char **buf, bool display)
  1943. {
  1944. u32 base; /* SRAM byte address of event log header */
  1945. u32 capacity; /* event log capacity in # entries */
  1946. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1947. u32 num_wraps; /* # times uCode wrapped to top of log */
  1948. u32 next_entry; /* index of next entry to be written by uCode */
  1949. u32 size; /* # entries that we'll print */
  1950. u32 logsize;
  1951. int pos = 0;
  1952. size_t bufsz = 0;
  1953. if (priv->ucode_type == UCODE_INIT) {
  1954. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1955. logsize = priv->_agn.init_evtlog_size;
  1956. if (!base)
  1957. base = priv->_agn.init_evtlog_ptr;
  1958. } else {
  1959. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1960. logsize = priv->_agn.inst_evtlog_size;
  1961. if (!base)
  1962. base = priv->_agn.inst_evtlog_ptr;
  1963. }
  1964. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1965. IWL_ERR(priv,
  1966. "Invalid event log pointer 0x%08X for %s uCode\n",
  1967. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1968. return -EINVAL;
  1969. }
  1970. /* event log header */
  1971. capacity = iwl_read_targ_mem(priv, base);
  1972. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1973. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1974. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1975. if (capacity > logsize) {
  1976. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1977. capacity, logsize);
  1978. capacity = logsize;
  1979. }
  1980. if (next_entry > logsize) {
  1981. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1982. next_entry, logsize);
  1983. next_entry = logsize;
  1984. }
  1985. size = num_wraps ? capacity : next_entry;
  1986. /* bail out if nothing in log */
  1987. if (size == 0) {
  1988. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1989. return pos;
  1990. }
  1991. #ifdef CONFIG_IWLWIFI_DEBUG
  1992. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1993. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1994. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1995. #else
  1996. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1997. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1998. #endif
  1999. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  2000. size);
  2001. #ifdef CONFIG_IWLWIFI_DEBUG
  2002. if (display) {
  2003. if (full_log)
  2004. bufsz = capacity * 48;
  2005. else
  2006. bufsz = size * 48;
  2007. *buf = kmalloc(bufsz, GFP_KERNEL);
  2008. if (!*buf)
  2009. return -ENOMEM;
  2010. }
  2011. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  2012. /*
  2013. * if uCode has wrapped back to top of log,
  2014. * start at the oldest entry,
  2015. * i.e the next one that uCode would fill.
  2016. */
  2017. if (num_wraps)
  2018. pos = iwl_print_event_log(priv, next_entry,
  2019. capacity - next_entry, mode,
  2020. pos, buf, bufsz);
  2021. /* (then/else) start at top of log */
  2022. pos = iwl_print_event_log(priv, 0,
  2023. next_entry, mode, pos, buf, bufsz);
  2024. } else
  2025. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  2026. next_entry, size, mode,
  2027. pos, buf, bufsz);
  2028. #else
  2029. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  2030. next_entry, size, mode,
  2031. pos, buf, bufsz);
  2032. #endif
  2033. return pos;
  2034. }
  2035. /**
  2036. * iwl_alive_start - called after REPLY_ALIVE notification received
  2037. * from protocol/runtime uCode (initialization uCode's
  2038. * Alive gets handled by iwl_init_alive_start()).
  2039. */
  2040. static void iwl_alive_start(struct iwl_priv *priv)
  2041. {
  2042. int ret = 0;
  2043. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2044. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2045. /* We had an error bringing up the hardware, so take it
  2046. * all the way back down so we can try again */
  2047. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2048. goto restart;
  2049. }
  2050. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2051. * This is a paranoid check, because we would not have gotten the
  2052. * "runtime" alive if code weren't properly loaded. */
  2053. if (iwl_verify_ucode(priv)) {
  2054. /* Runtime instruction load was bad;
  2055. * take it all the way back down so we can try again */
  2056. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2057. goto restart;
  2058. }
  2059. ret = priv->cfg->ops->lib->alive_notify(priv);
  2060. if (ret) {
  2061. IWL_WARN(priv,
  2062. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  2063. goto restart;
  2064. }
  2065. /* After the ALIVE response, we can send host commands to the uCode */
  2066. set_bit(STATUS_ALIVE, &priv->status);
  2067. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2068. /* Enable timer to monitor the driver queues */
  2069. mod_timer(&priv->monitor_recover,
  2070. jiffies +
  2071. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  2072. }
  2073. if (iwl_is_rfkill(priv))
  2074. return;
  2075. ieee80211_wake_queues(priv->hw);
  2076. priv->active_rate = IWL_RATES_MASK;
  2077. /* Configure Tx antenna selection based on H/W config */
  2078. if (priv->cfg->ops->hcmd->set_tx_ant)
  2079. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  2080. if (iwl_is_associated(priv)) {
  2081. struct iwl_rxon_cmd *active_rxon =
  2082. (struct iwl_rxon_cmd *)&priv->active_rxon;
  2083. /* apply any changes in staging */
  2084. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2085. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2086. } else {
  2087. /* Initialize our rx_config data */
  2088. iwl_connection_init_rx_config(priv, NULL);
  2089. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2090. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2091. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2092. }
  2093. /* Configure Bluetooth device coexistence support */
  2094. priv->cfg->ops->hcmd->send_bt_config(priv);
  2095. iwl_reset_run_time_calib(priv);
  2096. /* Configure the adapter for unassociated operation */
  2097. iwlcore_commit_rxon(priv);
  2098. /* At this point, the NIC is initialized and operational */
  2099. iwl_rf_kill_ct_config(priv);
  2100. iwl_leds_init(priv);
  2101. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2102. set_bit(STATUS_READY, &priv->status);
  2103. wake_up_interruptible(&priv->wait_command_queue);
  2104. iwl_power_update_mode(priv, true);
  2105. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  2106. return;
  2107. restart:
  2108. queue_work(priv->workqueue, &priv->restart);
  2109. }
  2110. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  2111. static void __iwl_down(struct iwl_priv *priv)
  2112. {
  2113. unsigned long flags;
  2114. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2115. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2116. if (!exit_pending)
  2117. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2118. iwl_clear_ucode_stations(priv);
  2119. iwl_dealloc_bcast_station(priv);
  2120. iwl_clear_driver_stations(priv);
  2121. /* Unblock any waiting calls */
  2122. wake_up_interruptible_all(&priv->wait_command_queue);
  2123. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2124. * exiting the module */
  2125. if (!exit_pending)
  2126. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2127. /* stop and reset the on-board processor */
  2128. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2129. /* tell the device to stop sending interrupts */
  2130. spin_lock_irqsave(&priv->lock, flags);
  2131. iwl_disable_interrupts(priv);
  2132. spin_unlock_irqrestore(&priv->lock, flags);
  2133. iwl_synchronize_irq(priv);
  2134. if (priv->mac80211_registered)
  2135. ieee80211_stop_queues(priv->hw);
  2136. /* If we have not previously called iwl_init() then
  2137. * clear all bits but the RF Kill bit and return */
  2138. if (!iwl_is_init(priv)) {
  2139. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2140. STATUS_RF_KILL_HW |
  2141. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2142. STATUS_GEO_CONFIGURED |
  2143. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2144. STATUS_EXIT_PENDING;
  2145. goto exit;
  2146. }
  2147. /* ...otherwise clear out all the status bits but the RF Kill
  2148. * bit and continue taking the NIC down. */
  2149. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2150. STATUS_RF_KILL_HW |
  2151. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2152. STATUS_GEO_CONFIGURED |
  2153. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2154. STATUS_FW_ERROR |
  2155. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2156. STATUS_EXIT_PENDING;
  2157. /* device going down, Stop using ICT table */
  2158. iwl_disable_ict(priv);
  2159. iwlagn_txq_ctx_stop(priv);
  2160. iwlagn_rxq_stop(priv);
  2161. /* Power-down device's busmaster DMA clocks */
  2162. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2163. udelay(5);
  2164. /* Make sure (redundant) we've released our request to stay awake */
  2165. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2166. /* Stop the device, and put it in low power state */
  2167. priv->cfg->ops->lib->apm_ops.stop(priv);
  2168. exit:
  2169. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2170. if (priv->ibss_beacon)
  2171. dev_kfree_skb(priv->ibss_beacon);
  2172. priv->ibss_beacon = NULL;
  2173. /* clear out any free frames */
  2174. iwl_clear_free_frames(priv);
  2175. }
  2176. static void iwl_down(struct iwl_priv *priv)
  2177. {
  2178. mutex_lock(&priv->mutex);
  2179. __iwl_down(priv);
  2180. mutex_unlock(&priv->mutex);
  2181. iwl_cancel_deferred_work(priv);
  2182. }
  2183. #define HW_READY_TIMEOUT (50)
  2184. static int iwl_set_hw_ready(struct iwl_priv *priv)
  2185. {
  2186. int ret = 0;
  2187. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2188. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  2189. /* See if we got it */
  2190. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2191. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2192. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2193. HW_READY_TIMEOUT);
  2194. if (ret != -ETIMEDOUT)
  2195. priv->hw_ready = true;
  2196. else
  2197. priv->hw_ready = false;
  2198. IWL_DEBUG_INFO(priv, "hardware %s\n",
  2199. (priv->hw_ready == 1) ? "ready" : "not ready");
  2200. return ret;
  2201. }
  2202. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  2203. {
  2204. int ret = 0;
  2205. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  2206. ret = iwl_set_hw_ready(priv);
  2207. if (priv->hw_ready)
  2208. return ret;
  2209. /* If HW is not ready, prepare the conditions to check again */
  2210. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2211. CSR_HW_IF_CONFIG_REG_PREPARE);
  2212. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2213. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  2214. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  2215. /* HW should be ready by now, check again. */
  2216. if (ret != -ETIMEDOUT)
  2217. iwl_set_hw_ready(priv);
  2218. return ret;
  2219. }
  2220. #define MAX_HW_RESTARTS 5
  2221. static int __iwl_up(struct iwl_priv *priv)
  2222. {
  2223. int i;
  2224. int ret;
  2225. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2226. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2227. return -EIO;
  2228. }
  2229. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2230. IWL_ERR(priv, "ucode not available for device bringup\n");
  2231. return -EIO;
  2232. }
  2233. ret = iwl_alloc_bcast_station(priv, true);
  2234. if (ret)
  2235. return ret;
  2236. iwl_prepare_card_hw(priv);
  2237. if (!priv->hw_ready) {
  2238. IWL_WARN(priv, "Exit HW not ready\n");
  2239. return -EIO;
  2240. }
  2241. /* If platform's RF_KILL switch is NOT set to KILL */
  2242. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2243. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2244. else
  2245. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2246. if (iwl_is_rfkill(priv)) {
  2247. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  2248. iwl_enable_interrupts(priv);
  2249. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2250. return 0;
  2251. }
  2252. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2253. ret = iwlagn_hw_nic_init(priv);
  2254. if (ret) {
  2255. IWL_ERR(priv, "Unable to init nic\n");
  2256. return ret;
  2257. }
  2258. /* make sure rfkill handshake bits are cleared */
  2259. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2260. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2261. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2262. /* clear (again), then enable host interrupts */
  2263. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2264. iwl_enable_interrupts(priv);
  2265. /* really make sure rfkill handshake bits are cleared */
  2266. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2267. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2268. /* Copy original ucode data image from disk into backup cache.
  2269. * This will be used to initialize the on-board processor's
  2270. * data SRAM for a clean start when the runtime program first loads. */
  2271. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2272. priv->ucode_data.len);
  2273. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2274. /* load bootstrap state machine,
  2275. * load bootstrap program into processor's memory,
  2276. * prepare to load the "initialize" uCode */
  2277. ret = priv->cfg->ops->lib->load_ucode(priv);
  2278. if (ret) {
  2279. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2280. ret);
  2281. continue;
  2282. }
  2283. /* start card; "initialize" will load runtime ucode */
  2284. iwl_nic_start(priv);
  2285. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2286. return 0;
  2287. }
  2288. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2289. __iwl_down(priv);
  2290. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2291. /* tried to restart and config the device for as long as our
  2292. * patience could withstand */
  2293. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2294. return -EIO;
  2295. }
  2296. /*****************************************************************************
  2297. *
  2298. * Workqueue callbacks
  2299. *
  2300. *****************************************************************************/
  2301. static void iwl_bg_init_alive_start(struct work_struct *data)
  2302. {
  2303. struct iwl_priv *priv =
  2304. container_of(data, struct iwl_priv, init_alive_start.work);
  2305. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2306. return;
  2307. mutex_lock(&priv->mutex);
  2308. priv->cfg->ops->lib->init_alive_start(priv);
  2309. mutex_unlock(&priv->mutex);
  2310. }
  2311. static void iwl_bg_alive_start(struct work_struct *data)
  2312. {
  2313. struct iwl_priv *priv =
  2314. container_of(data, struct iwl_priv, alive_start.work);
  2315. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2316. return;
  2317. /* enable dram interrupt */
  2318. iwl_reset_ict(priv);
  2319. mutex_lock(&priv->mutex);
  2320. iwl_alive_start(priv);
  2321. mutex_unlock(&priv->mutex);
  2322. }
  2323. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2324. {
  2325. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2326. run_time_calib_work);
  2327. mutex_lock(&priv->mutex);
  2328. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2329. test_bit(STATUS_SCANNING, &priv->status)) {
  2330. mutex_unlock(&priv->mutex);
  2331. return;
  2332. }
  2333. if (priv->start_calib) {
  2334. iwl_chain_noise_calibration(priv, &priv->_agn.statistics);
  2335. iwl_sensitivity_calibration(priv, &priv->_agn.statistics);
  2336. }
  2337. mutex_unlock(&priv->mutex);
  2338. return;
  2339. }
  2340. static void iwl_bg_restart(struct work_struct *data)
  2341. {
  2342. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2343. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2344. return;
  2345. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2346. mutex_lock(&priv->mutex);
  2347. priv->vif = NULL;
  2348. priv->is_open = 0;
  2349. mutex_unlock(&priv->mutex);
  2350. iwl_down(priv);
  2351. ieee80211_restart_hw(priv->hw);
  2352. } else {
  2353. iwl_down(priv);
  2354. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2355. return;
  2356. mutex_lock(&priv->mutex);
  2357. __iwl_up(priv);
  2358. mutex_unlock(&priv->mutex);
  2359. }
  2360. }
  2361. static void iwl_bg_rx_replenish(struct work_struct *data)
  2362. {
  2363. struct iwl_priv *priv =
  2364. container_of(data, struct iwl_priv, rx_replenish);
  2365. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2366. return;
  2367. mutex_lock(&priv->mutex);
  2368. iwlagn_rx_replenish(priv);
  2369. mutex_unlock(&priv->mutex);
  2370. }
  2371. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2372. void iwl_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2373. {
  2374. struct ieee80211_conf *conf = NULL;
  2375. int ret = 0;
  2376. if (!vif || !priv->is_open)
  2377. return;
  2378. if (vif->type == NL80211_IFTYPE_AP) {
  2379. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2380. return;
  2381. }
  2382. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2383. return;
  2384. iwl_scan_cancel_timeout(priv, 200);
  2385. conf = ieee80211_get_hw_conf(priv->hw);
  2386. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2387. iwlcore_commit_rxon(priv);
  2388. iwl_setup_rxon_timing(priv, vif);
  2389. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2390. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2391. if (ret)
  2392. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2393. "Attempting to continue.\n");
  2394. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2395. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2396. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2397. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2398. priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
  2399. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2400. vif->bss_conf.aid, vif->bss_conf.beacon_int);
  2401. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2402. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2403. else
  2404. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2405. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2406. if (vif->bss_conf.assoc_capability &
  2407. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2408. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2409. else
  2410. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2411. if (vif->type == NL80211_IFTYPE_ADHOC)
  2412. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2413. }
  2414. iwlcore_commit_rxon(priv);
  2415. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2416. vif->bss_conf.aid, priv->active_rxon.bssid_addr);
  2417. switch (vif->type) {
  2418. case NL80211_IFTYPE_STATION:
  2419. break;
  2420. case NL80211_IFTYPE_ADHOC:
  2421. iwl_send_beacon_cmd(priv);
  2422. break;
  2423. default:
  2424. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2425. __func__, vif->type);
  2426. break;
  2427. }
  2428. /* the chain noise calibration will enabled PM upon completion
  2429. * If chain noise has already been run, then we need to enable
  2430. * power management here */
  2431. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2432. iwl_power_update_mode(priv, false);
  2433. /* Enable Rx differential gain and sensitivity calibrations */
  2434. iwl_chain_noise_reset(priv);
  2435. priv->start_calib = 1;
  2436. }
  2437. /*****************************************************************************
  2438. *
  2439. * mac80211 entry point functions
  2440. *
  2441. *****************************************************************************/
  2442. #define UCODE_READY_TIMEOUT (4 * HZ)
  2443. /*
  2444. * Not a mac80211 entry point function, but it fits in with all the
  2445. * other mac80211 functions grouped here.
  2446. */
  2447. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2448. struct iwlagn_ucode_capabilities *capa)
  2449. {
  2450. int ret;
  2451. struct ieee80211_hw *hw = priv->hw;
  2452. hw->rate_control_algorithm = "iwl-agn-rs";
  2453. /* Tell mac80211 our characteristics */
  2454. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2455. IEEE80211_HW_AMPDU_AGGREGATION |
  2456. IEEE80211_HW_SPECTRUM_MGMT;
  2457. if (!priv->cfg->broken_powersave)
  2458. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2459. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2460. if (priv->cfg->sku & IWL_SKU_N)
  2461. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2462. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2463. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2464. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2465. hw->wiphy->interface_modes =
  2466. BIT(NL80211_IFTYPE_STATION) |
  2467. BIT(NL80211_IFTYPE_ADHOC);
  2468. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2469. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2470. /*
  2471. * For now, disable PS by default because it affects
  2472. * RX performance significantly.
  2473. */
  2474. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2475. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2476. /* we create the 802.11 header and a zero-length SSID element */
  2477. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2478. /* Default value; 4 EDCA QOS priorities */
  2479. hw->queues = 4;
  2480. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2481. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2482. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2483. &priv->bands[IEEE80211_BAND_2GHZ];
  2484. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2485. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2486. &priv->bands[IEEE80211_BAND_5GHZ];
  2487. ret = ieee80211_register_hw(priv->hw);
  2488. if (ret) {
  2489. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2490. return ret;
  2491. }
  2492. priv->mac80211_registered = 1;
  2493. return 0;
  2494. }
  2495. static int iwl_mac_start(struct ieee80211_hw *hw)
  2496. {
  2497. struct iwl_priv *priv = hw->priv;
  2498. int ret;
  2499. IWL_DEBUG_MAC80211(priv, "enter\n");
  2500. /* we should be verifying the device is ready to be opened */
  2501. mutex_lock(&priv->mutex);
  2502. ret = __iwl_up(priv);
  2503. mutex_unlock(&priv->mutex);
  2504. if (ret)
  2505. return ret;
  2506. if (iwl_is_rfkill(priv))
  2507. goto out;
  2508. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2509. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2510. * mac80211 will not be run successfully. */
  2511. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2512. test_bit(STATUS_READY, &priv->status),
  2513. UCODE_READY_TIMEOUT);
  2514. if (!ret) {
  2515. if (!test_bit(STATUS_READY, &priv->status)) {
  2516. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2517. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2518. return -ETIMEDOUT;
  2519. }
  2520. }
  2521. iwl_led_start(priv);
  2522. out:
  2523. priv->is_open = 1;
  2524. IWL_DEBUG_MAC80211(priv, "leave\n");
  2525. return 0;
  2526. }
  2527. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2528. {
  2529. struct iwl_priv *priv = hw->priv;
  2530. IWL_DEBUG_MAC80211(priv, "enter\n");
  2531. if (!priv->is_open)
  2532. return;
  2533. priv->is_open = 0;
  2534. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2535. /* stop mac, cancel any scan request and clear
  2536. * RXON_FILTER_ASSOC_MSK BIT
  2537. */
  2538. mutex_lock(&priv->mutex);
  2539. iwl_scan_cancel_timeout(priv, 100);
  2540. mutex_unlock(&priv->mutex);
  2541. }
  2542. iwl_down(priv);
  2543. flush_workqueue(priv->workqueue);
  2544. /* enable interrupts again in order to receive rfkill changes */
  2545. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2546. iwl_enable_interrupts(priv);
  2547. IWL_DEBUG_MAC80211(priv, "leave\n");
  2548. }
  2549. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2550. {
  2551. struct iwl_priv *priv = hw->priv;
  2552. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2553. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2554. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2555. if (iwlagn_tx_skb(priv, skb))
  2556. dev_kfree_skb_any(skb);
  2557. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2558. return NETDEV_TX_OK;
  2559. }
  2560. void iwl_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2561. {
  2562. int ret = 0;
  2563. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2564. return;
  2565. /* The following should be done only at AP bring up */
  2566. if (!iwl_is_associated(priv)) {
  2567. /* RXON - unassoc (to set timing command) */
  2568. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2569. iwlcore_commit_rxon(priv);
  2570. /* RXON Timing */
  2571. iwl_setup_rxon_timing(priv, vif);
  2572. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2573. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2574. if (ret)
  2575. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2576. "Attempting to continue.\n");
  2577. /* AP has all antennas */
  2578. priv->chain_noise_data.active_chains =
  2579. priv->hw_params.valid_rx_ant;
  2580. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2581. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2582. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2583. priv->staging_rxon.assoc_id = 0;
  2584. if (vif->bss_conf.assoc_capability &
  2585. WLAN_CAPABILITY_SHORT_PREAMBLE)
  2586. priv->staging_rxon.flags |=
  2587. RXON_FLG_SHORT_PREAMBLE_MSK;
  2588. else
  2589. priv->staging_rxon.flags &=
  2590. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2591. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2592. if (vif->bss_conf.assoc_capability &
  2593. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2594. priv->staging_rxon.flags |=
  2595. RXON_FLG_SHORT_SLOT_MSK;
  2596. else
  2597. priv->staging_rxon.flags &=
  2598. ~RXON_FLG_SHORT_SLOT_MSK;
  2599. if (vif->type == NL80211_IFTYPE_ADHOC)
  2600. priv->staging_rxon.flags &=
  2601. ~RXON_FLG_SHORT_SLOT_MSK;
  2602. }
  2603. /* restore RXON assoc */
  2604. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2605. iwlcore_commit_rxon(priv);
  2606. }
  2607. iwl_send_beacon_cmd(priv);
  2608. /* FIXME - we need to add code here to detect a totally new
  2609. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2610. * clear sta table, add BCAST sta... */
  2611. }
  2612. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2613. struct ieee80211_vif *vif,
  2614. struct ieee80211_key_conf *keyconf,
  2615. struct ieee80211_sta *sta,
  2616. u32 iv32, u16 *phase1key)
  2617. {
  2618. struct iwl_priv *priv = hw->priv;
  2619. IWL_DEBUG_MAC80211(priv, "enter\n");
  2620. iwl_update_tkip_key(priv, keyconf, sta,
  2621. iv32, phase1key);
  2622. IWL_DEBUG_MAC80211(priv, "leave\n");
  2623. }
  2624. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2625. struct ieee80211_vif *vif,
  2626. struct ieee80211_sta *sta,
  2627. struct ieee80211_key_conf *key)
  2628. {
  2629. struct iwl_priv *priv = hw->priv;
  2630. int ret;
  2631. u8 sta_id;
  2632. bool is_default_wep_key = false;
  2633. IWL_DEBUG_MAC80211(priv, "enter\n");
  2634. if (priv->cfg->mod_params->sw_crypto) {
  2635. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2636. return -EOPNOTSUPP;
  2637. }
  2638. sta_id = iwl_sta_id_or_broadcast(priv, sta);
  2639. if (sta_id == IWL_INVALID_STATION)
  2640. return -EINVAL;
  2641. mutex_lock(&priv->mutex);
  2642. iwl_scan_cancel_timeout(priv, 100);
  2643. /*
  2644. * If we are getting WEP group key and we didn't receive any key mapping
  2645. * so far, we are in legacy wep mode (group key only), otherwise we are
  2646. * in 1X mode.
  2647. * In legacy wep mode, we use another host command to the uCode.
  2648. */
  2649. if (key->alg == ALG_WEP && !sta && vif->type != NL80211_IFTYPE_AP) {
  2650. if (cmd == SET_KEY)
  2651. is_default_wep_key = !priv->key_mapping_key;
  2652. else
  2653. is_default_wep_key =
  2654. (key->hw_key_idx == HW_KEY_DEFAULT);
  2655. }
  2656. switch (cmd) {
  2657. case SET_KEY:
  2658. if (is_default_wep_key)
  2659. ret = iwl_set_default_wep_key(priv, key);
  2660. else
  2661. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2662. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2663. break;
  2664. case DISABLE_KEY:
  2665. if (is_default_wep_key)
  2666. ret = iwl_remove_default_wep_key(priv, key);
  2667. else
  2668. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2669. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2670. break;
  2671. default:
  2672. ret = -EINVAL;
  2673. }
  2674. mutex_unlock(&priv->mutex);
  2675. IWL_DEBUG_MAC80211(priv, "leave\n");
  2676. return ret;
  2677. }
  2678. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2679. struct ieee80211_vif *vif,
  2680. enum ieee80211_ampdu_mlme_action action,
  2681. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2682. {
  2683. struct iwl_priv *priv = hw->priv;
  2684. int ret;
  2685. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2686. sta->addr, tid);
  2687. if (!(priv->cfg->sku & IWL_SKU_N))
  2688. return -EACCES;
  2689. switch (action) {
  2690. case IEEE80211_AMPDU_RX_START:
  2691. IWL_DEBUG_HT(priv, "start Rx\n");
  2692. return iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2693. case IEEE80211_AMPDU_RX_STOP:
  2694. IWL_DEBUG_HT(priv, "stop Rx\n");
  2695. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2696. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2697. return 0;
  2698. else
  2699. return ret;
  2700. case IEEE80211_AMPDU_TX_START:
  2701. IWL_DEBUG_HT(priv, "start Tx\n");
  2702. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2703. if (ret == 0) {
  2704. priv->_agn.agg_tids_count++;
  2705. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2706. priv->_agn.agg_tids_count);
  2707. }
  2708. return ret;
  2709. case IEEE80211_AMPDU_TX_STOP:
  2710. IWL_DEBUG_HT(priv, "stop Tx\n");
  2711. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2712. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2713. priv->_agn.agg_tids_count--;
  2714. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2715. priv->_agn.agg_tids_count);
  2716. }
  2717. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2718. return 0;
  2719. else
  2720. return ret;
  2721. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2722. /* do nothing */
  2723. return -EOPNOTSUPP;
  2724. default:
  2725. IWL_DEBUG_HT(priv, "unknown\n");
  2726. return -EINVAL;
  2727. break;
  2728. }
  2729. return 0;
  2730. }
  2731. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2732. struct ieee80211_vif *vif,
  2733. enum sta_notify_cmd cmd,
  2734. struct ieee80211_sta *sta)
  2735. {
  2736. struct iwl_priv *priv = hw->priv;
  2737. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2738. int sta_id;
  2739. switch (cmd) {
  2740. case STA_NOTIFY_SLEEP:
  2741. WARN_ON(!sta_priv->client);
  2742. sta_priv->asleep = true;
  2743. if (atomic_read(&sta_priv->pending_frames) > 0)
  2744. ieee80211_sta_block_awake(hw, sta, true);
  2745. break;
  2746. case STA_NOTIFY_AWAKE:
  2747. WARN_ON(!sta_priv->client);
  2748. if (!sta_priv->asleep)
  2749. break;
  2750. sta_priv->asleep = false;
  2751. sta_id = iwl_sta_id(sta);
  2752. if (sta_id != IWL_INVALID_STATION)
  2753. iwl_sta_modify_ps_wake(priv, sta_id);
  2754. break;
  2755. default:
  2756. break;
  2757. }
  2758. }
  2759. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2760. struct ieee80211_vif *vif,
  2761. struct ieee80211_sta *sta)
  2762. {
  2763. struct iwl_priv *priv = hw->priv;
  2764. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2765. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2766. int ret;
  2767. u8 sta_id;
  2768. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2769. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2770. sta->addr);
  2771. atomic_set(&sta_priv->pending_frames, 0);
  2772. if (vif->type == NL80211_IFTYPE_AP)
  2773. sta_priv->client = true;
  2774. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2775. &sta_id);
  2776. if (ret) {
  2777. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2778. sta->addr, ret);
  2779. /* Should we return success if return code is EEXIST ? */
  2780. return ret;
  2781. }
  2782. sta_priv->common.sta_id = sta_id;
  2783. /* Initialize rate scaling */
  2784. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2785. sta->addr);
  2786. iwl_rs_rate_init(priv, sta, sta_id);
  2787. return 0;
  2788. }
  2789. /*****************************************************************************
  2790. *
  2791. * sysfs attributes
  2792. *
  2793. *****************************************************************************/
  2794. #ifdef CONFIG_IWLWIFI_DEBUG
  2795. /*
  2796. * The following adds a new attribute to the sysfs representation
  2797. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2798. * used for controlling the debug level.
  2799. *
  2800. * See the level definitions in iwl for details.
  2801. *
  2802. * The debug_level being managed using sysfs below is a per device debug
  2803. * level that is used instead of the global debug level if it (the per
  2804. * device debug level) is set.
  2805. */
  2806. static ssize_t show_debug_level(struct device *d,
  2807. struct device_attribute *attr, char *buf)
  2808. {
  2809. struct iwl_priv *priv = dev_get_drvdata(d);
  2810. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2811. }
  2812. static ssize_t store_debug_level(struct device *d,
  2813. struct device_attribute *attr,
  2814. const char *buf, size_t count)
  2815. {
  2816. struct iwl_priv *priv = dev_get_drvdata(d);
  2817. unsigned long val;
  2818. int ret;
  2819. ret = strict_strtoul(buf, 0, &val);
  2820. if (ret)
  2821. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2822. else {
  2823. priv->debug_level = val;
  2824. if (iwl_alloc_traffic_mem(priv))
  2825. IWL_ERR(priv,
  2826. "Not enough memory to generate traffic log\n");
  2827. }
  2828. return strnlen(buf, count);
  2829. }
  2830. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2831. show_debug_level, store_debug_level);
  2832. #endif /* CONFIG_IWLWIFI_DEBUG */
  2833. static ssize_t show_temperature(struct device *d,
  2834. struct device_attribute *attr, char *buf)
  2835. {
  2836. struct iwl_priv *priv = dev_get_drvdata(d);
  2837. if (!iwl_is_alive(priv))
  2838. return -EAGAIN;
  2839. return sprintf(buf, "%d\n", priv->temperature);
  2840. }
  2841. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2842. static ssize_t show_tx_power(struct device *d,
  2843. struct device_attribute *attr, char *buf)
  2844. {
  2845. struct iwl_priv *priv = dev_get_drvdata(d);
  2846. if (!iwl_is_ready_rf(priv))
  2847. return sprintf(buf, "off\n");
  2848. else
  2849. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2850. }
  2851. static ssize_t store_tx_power(struct device *d,
  2852. struct device_attribute *attr,
  2853. const char *buf, size_t count)
  2854. {
  2855. struct iwl_priv *priv = dev_get_drvdata(d);
  2856. unsigned long val;
  2857. int ret;
  2858. ret = strict_strtoul(buf, 10, &val);
  2859. if (ret)
  2860. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2861. else {
  2862. ret = iwl_set_tx_power(priv, val, false);
  2863. if (ret)
  2864. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2865. ret);
  2866. else
  2867. ret = count;
  2868. }
  2869. return ret;
  2870. }
  2871. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2872. static ssize_t show_rts_ht_protection(struct device *d,
  2873. struct device_attribute *attr, char *buf)
  2874. {
  2875. struct iwl_priv *priv = dev_get_drvdata(d);
  2876. return sprintf(buf, "%s\n",
  2877. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2878. }
  2879. static ssize_t store_rts_ht_protection(struct device *d,
  2880. struct device_attribute *attr,
  2881. const char *buf, size_t count)
  2882. {
  2883. struct iwl_priv *priv = dev_get_drvdata(d);
  2884. unsigned long val;
  2885. int ret;
  2886. ret = strict_strtoul(buf, 10, &val);
  2887. if (ret)
  2888. IWL_INFO(priv, "Input is not in decimal form.\n");
  2889. else {
  2890. if (!iwl_is_associated(priv))
  2891. priv->cfg->use_rts_for_ht = val ? true : false;
  2892. else
  2893. IWL_ERR(priv, "Sta associated with AP - "
  2894. "Change protection mechanism is not allowed\n");
  2895. ret = count;
  2896. }
  2897. return ret;
  2898. }
  2899. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2900. show_rts_ht_protection, store_rts_ht_protection);
  2901. /*****************************************************************************
  2902. *
  2903. * driver setup and teardown
  2904. *
  2905. *****************************************************************************/
  2906. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2907. {
  2908. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2909. init_waitqueue_head(&priv->wait_command_queue);
  2910. INIT_WORK(&priv->restart, iwl_bg_restart);
  2911. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2912. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2913. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2914. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2915. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2916. iwl_setup_scan_deferred_work(priv);
  2917. if (priv->cfg->ops->lib->setup_deferred_work)
  2918. priv->cfg->ops->lib->setup_deferred_work(priv);
  2919. init_timer(&priv->statistics_periodic);
  2920. priv->statistics_periodic.data = (unsigned long)priv;
  2921. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2922. init_timer(&priv->ucode_trace);
  2923. priv->ucode_trace.data = (unsigned long)priv;
  2924. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2925. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2926. init_timer(&priv->monitor_recover);
  2927. priv->monitor_recover.data = (unsigned long)priv;
  2928. priv->monitor_recover.function =
  2929. priv->cfg->ops->lib->recover_from_tx_stall;
  2930. }
  2931. if (!priv->cfg->use_isr_legacy)
  2932. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2933. iwl_irq_tasklet, (unsigned long)priv);
  2934. else
  2935. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2936. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2937. }
  2938. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2939. {
  2940. if (priv->cfg->ops->lib->cancel_deferred_work)
  2941. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2942. cancel_delayed_work_sync(&priv->init_alive_start);
  2943. cancel_delayed_work(&priv->scan_check);
  2944. cancel_work_sync(&priv->start_internal_scan);
  2945. cancel_delayed_work(&priv->alive_start);
  2946. cancel_work_sync(&priv->beacon_update);
  2947. del_timer_sync(&priv->statistics_periodic);
  2948. del_timer_sync(&priv->ucode_trace);
  2949. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2950. del_timer_sync(&priv->monitor_recover);
  2951. }
  2952. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2953. struct ieee80211_rate *rates)
  2954. {
  2955. int i;
  2956. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2957. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2958. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2959. rates[i].hw_value_short = i;
  2960. rates[i].flags = 0;
  2961. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2962. /*
  2963. * If CCK != 1M then set short preamble rate flag.
  2964. */
  2965. rates[i].flags |=
  2966. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2967. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2968. }
  2969. }
  2970. }
  2971. static int iwl_init_drv(struct iwl_priv *priv)
  2972. {
  2973. int ret;
  2974. priv->ibss_beacon = NULL;
  2975. spin_lock_init(&priv->sta_lock);
  2976. spin_lock_init(&priv->hcmd_lock);
  2977. INIT_LIST_HEAD(&priv->free_frames);
  2978. mutex_init(&priv->mutex);
  2979. mutex_init(&priv->sync_cmd_mutex);
  2980. priv->ieee_channels = NULL;
  2981. priv->ieee_rates = NULL;
  2982. priv->band = IEEE80211_BAND_2GHZ;
  2983. priv->iw_mode = NL80211_IFTYPE_STATION;
  2984. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2985. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2986. priv->_agn.agg_tids_count = 0;
  2987. /* initialize force reset */
  2988. priv->force_reset[IWL_RF_RESET].reset_duration =
  2989. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2990. priv->force_reset[IWL_FW_RESET].reset_duration =
  2991. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2992. /* Choose which receivers/antennas to use */
  2993. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2994. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2995. iwl_init_scan_params(priv);
  2996. /* Set the tx_power_user_lmt to the lowest power level
  2997. * this value will get overwritten by channel max power avg
  2998. * from eeprom */
  2999. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  3000. ret = iwl_init_channel_map(priv);
  3001. if (ret) {
  3002. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3003. goto err;
  3004. }
  3005. ret = iwlcore_init_geos(priv);
  3006. if (ret) {
  3007. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3008. goto err_free_channel_map;
  3009. }
  3010. iwl_init_hw_rates(priv, priv->ieee_rates);
  3011. return 0;
  3012. err_free_channel_map:
  3013. iwl_free_channel_map(priv);
  3014. err:
  3015. return ret;
  3016. }
  3017. static void iwl_uninit_drv(struct iwl_priv *priv)
  3018. {
  3019. iwl_calib_free_results(priv);
  3020. iwlcore_free_geos(priv);
  3021. iwl_free_channel_map(priv);
  3022. kfree(priv->scan_cmd);
  3023. }
  3024. static struct attribute *iwl_sysfs_entries[] = {
  3025. &dev_attr_temperature.attr,
  3026. &dev_attr_tx_power.attr,
  3027. &dev_attr_rts_ht_protection.attr,
  3028. #ifdef CONFIG_IWLWIFI_DEBUG
  3029. &dev_attr_debug_level.attr,
  3030. #endif
  3031. NULL
  3032. };
  3033. static struct attribute_group iwl_attribute_group = {
  3034. .name = NULL, /* put in device directory */
  3035. .attrs = iwl_sysfs_entries,
  3036. };
  3037. static struct ieee80211_ops iwl_hw_ops = {
  3038. .tx = iwl_mac_tx,
  3039. .start = iwl_mac_start,
  3040. .stop = iwl_mac_stop,
  3041. .add_interface = iwl_mac_add_interface,
  3042. .remove_interface = iwl_mac_remove_interface,
  3043. .config = iwl_mac_config,
  3044. .configure_filter = iwl_configure_filter,
  3045. .set_key = iwl_mac_set_key,
  3046. .update_tkip_key = iwl_mac_update_tkip_key,
  3047. .conf_tx = iwl_mac_conf_tx,
  3048. .reset_tsf = iwl_mac_reset_tsf,
  3049. .bss_info_changed = iwl_bss_info_changed,
  3050. .ampdu_action = iwl_mac_ampdu_action,
  3051. .hw_scan = iwl_mac_hw_scan,
  3052. .sta_notify = iwl_mac_sta_notify,
  3053. .sta_add = iwlagn_mac_sta_add,
  3054. .sta_remove = iwl_mac_sta_remove,
  3055. };
  3056. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3057. {
  3058. int err = 0;
  3059. struct iwl_priv *priv;
  3060. struct ieee80211_hw *hw;
  3061. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3062. unsigned long flags;
  3063. u16 pci_cmd;
  3064. /************************
  3065. * 1. Allocating HW data
  3066. ************************/
  3067. /* Disabling hardware scan means that mac80211 will perform scans
  3068. * "the hard way", rather than using device's scan. */
  3069. if (cfg->mod_params->disable_hw_scan) {
  3070. if (iwl_debug_level & IWL_DL_INFO)
  3071. dev_printk(KERN_DEBUG, &(pdev->dev),
  3072. "Disabling hw_scan\n");
  3073. iwl_hw_ops.hw_scan = NULL;
  3074. }
  3075. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  3076. if (!hw) {
  3077. err = -ENOMEM;
  3078. goto out;
  3079. }
  3080. priv = hw->priv;
  3081. /* At this point both hw and priv are allocated. */
  3082. SET_IEEE80211_DEV(hw, &pdev->dev);
  3083. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3084. priv->cfg = cfg;
  3085. priv->pci_dev = pdev;
  3086. priv->inta_mask = CSR_INI_SET_MASK;
  3087. #ifdef CONFIG_IWLWIFI_DEBUG
  3088. atomic_set(&priv->restrict_refcnt, 0);
  3089. #endif
  3090. if (iwl_alloc_traffic_mem(priv))
  3091. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3092. /**************************
  3093. * 2. Initializing PCI bus
  3094. **************************/
  3095. if (pci_enable_device(pdev)) {
  3096. err = -ENODEV;
  3097. goto out_ieee80211_free_hw;
  3098. }
  3099. pci_set_master(pdev);
  3100. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  3101. if (!err)
  3102. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  3103. if (err) {
  3104. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3105. if (!err)
  3106. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3107. /* both attempts failed: */
  3108. if (err) {
  3109. IWL_WARN(priv, "No suitable DMA available.\n");
  3110. goto out_pci_disable_device;
  3111. }
  3112. }
  3113. err = pci_request_regions(pdev, DRV_NAME);
  3114. if (err)
  3115. goto out_pci_disable_device;
  3116. pci_set_drvdata(pdev, priv);
  3117. /***********************
  3118. * 3. Read REV register
  3119. ***********************/
  3120. priv->hw_base = pci_iomap(pdev, 0, 0);
  3121. if (!priv->hw_base) {
  3122. err = -ENODEV;
  3123. goto out_pci_release_regions;
  3124. }
  3125. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3126. (unsigned long long) pci_resource_len(pdev, 0));
  3127. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3128. /* these spin locks will be used in apm_ops.init and EEPROM access
  3129. * we should init now
  3130. */
  3131. spin_lock_init(&priv->reg_lock);
  3132. spin_lock_init(&priv->lock);
  3133. /*
  3134. * stop and reset the on-board processor just in case it is in a
  3135. * strange state ... like being left stranded by a primary kernel
  3136. * and this is now the kdump kernel trying to start up
  3137. */
  3138. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3139. iwl_hw_detect(priv);
  3140. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  3141. priv->cfg->name, priv->hw_rev);
  3142. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3143. * PCI Tx retries from interfering with C3 CPU state */
  3144. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3145. iwl_prepare_card_hw(priv);
  3146. if (!priv->hw_ready) {
  3147. IWL_WARN(priv, "Failed, HW not ready\n");
  3148. goto out_iounmap;
  3149. }
  3150. /*****************
  3151. * 4. Read EEPROM
  3152. *****************/
  3153. /* Read the EEPROM */
  3154. err = iwl_eeprom_init(priv);
  3155. if (err) {
  3156. IWL_ERR(priv, "Unable to init EEPROM\n");
  3157. goto out_iounmap;
  3158. }
  3159. err = iwl_eeprom_check_version(priv);
  3160. if (err)
  3161. goto out_free_eeprom;
  3162. /* extract MAC Address */
  3163. iwl_eeprom_get_mac(priv, priv->mac_addr);
  3164. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3165. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3166. /************************
  3167. * 5. Setup HW constants
  3168. ************************/
  3169. if (iwl_set_hw_params(priv)) {
  3170. IWL_ERR(priv, "failed to set hw parameters\n");
  3171. goto out_free_eeprom;
  3172. }
  3173. /*******************
  3174. * 6. Setup priv
  3175. *******************/
  3176. err = iwl_init_drv(priv);
  3177. if (err)
  3178. goto out_free_eeprom;
  3179. /* At this point both hw and priv are initialized. */
  3180. /********************
  3181. * 7. Setup services
  3182. ********************/
  3183. spin_lock_irqsave(&priv->lock, flags);
  3184. iwl_disable_interrupts(priv);
  3185. spin_unlock_irqrestore(&priv->lock, flags);
  3186. pci_enable_msi(priv->pci_dev);
  3187. iwl_alloc_isr_ict(priv);
  3188. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3189. IRQF_SHARED, DRV_NAME, priv);
  3190. if (err) {
  3191. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3192. goto out_disable_msi;
  3193. }
  3194. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3195. if (err) {
  3196. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3197. goto out_free_irq;
  3198. }
  3199. iwl_setup_deferred_work(priv);
  3200. iwl_setup_rx_handlers(priv);
  3201. /*********************************************
  3202. * 8. Enable interrupts and read RFKILL state
  3203. *********************************************/
  3204. /* enable interrupts if needed: hw bug w/a */
  3205. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3206. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3207. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3208. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3209. }
  3210. iwl_enable_interrupts(priv);
  3211. /* If platform's RF_KILL switch is NOT set to KILL */
  3212. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3213. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3214. else
  3215. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3216. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3217. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3218. iwl_power_initialize(priv);
  3219. iwl_tt_initialize(priv);
  3220. init_completion(&priv->_agn.firmware_loading_complete);
  3221. err = iwl_request_firmware(priv, true);
  3222. if (err)
  3223. goto out_remove_sysfs;
  3224. return 0;
  3225. out_remove_sysfs:
  3226. destroy_workqueue(priv->workqueue);
  3227. priv->workqueue = NULL;
  3228. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3229. out_free_irq:
  3230. free_irq(priv->pci_dev->irq, priv);
  3231. iwl_free_isr_ict(priv);
  3232. out_disable_msi:
  3233. pci_disable_msi(priv->pci_dev);
  3234. iwl_uninit_drv(priv);
  3235. out_free_eeprom:
  3236. iwl_eeprom_free(priv);
  3237. out_iounmap:
  3238. pci_iounmap(pdev, priv->hw_base);
  3239. out_pci_release_regions:
  3240. pci_set_drvdata(pdev, NULL);
  3241. pci_release_regions(pdev);
  3242. out_pci_disable_device:
  3243. pci_disable_device(pdev);
  3244. out_ieee80211_free_hw:
  3245. iwl_free_traffic_mem(priv);
  3246. ieee80211_free_hw(priv->hw);
  3247. out:
  3248. return err;
  3249. }
  3250. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3251. {
  3252. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3253. unsigned long flags;
  3254. if (!priv)
  3255. return;
  3256. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3257. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3258. iwl_dbgfs_unregister(priv);
  3259. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3260. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3261. * to be called and iwl_down since we are removing the device
  3262. * we need to set STATUS_EXIT_PENDING bit.
  3263. */
  3264. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3265. if (priv->mac80211_registered) {
  3266. ieee80211_unregister_hw(priv->hw);
  3267. priv->mac80211_registered = 0;
  3268. } else {
  3269. iwl_down(priv);
  3270. }
  3271. /*
  3272. * Make sure device is reset to low power before unloading driver.
  3273. * This may be redundant with iwl_down(), but there are paths to
  3274. * run iwl_down() without calling apm_ops.stop(), and there are
  3275. * paths to avoid running iwl_down() at all before leaving driver.
  3276. * This (inexpensive) call *makes sure* device is reset.
  3277. */
  3278. priv->cfg->ops->lib->apm_ops.stop(priv);
  3279. iwl_tt_exit(priv);
  3280. /* make sure we flush any pending irq or
  3281. * tasklet for the driver
  3282. */
  3283. spin_lock_irqsave(&priv->lock, flags);
  3284. iwl_disable_interrupts(priv);
  3285. spin_unlock_irqrestore(&priv->lock, flags);
  3286. iwl_synchronize_irq(priv);
  3287. iwl_dealloc_ucode_pci(priv);
  3288. if (priv->rxq.bd)
  3289. iwlagn_rx_queue_free(priv, &priv->rxq);
  3290. iwlagn_hw_txq_ctx_free(priv);
  3291. iwl_eeprom_free(priv);
  3292. /*netif_stop_queue(dev); */
  3293. flush_workqueue(priv->workqueue);
  3294. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3295. * priv->workqueue... so we can't take down the workqueue
  3296. * until now... */
  3297. destroy_workqueue(priv->workqueue);
  3298. priv->workqueue = NULL;
  3299. iwl_free_traffic_mem(priv);
  3300. free_irq(priv->pci_dev->irq, priv);
  3301. pci_disable_msi(priv->pci_dev);
  3302. pci_iounmap(pdev, priv->hw_base);
  3303. pci_release_regions(pdev);
  3304. pci_disable_device(pdev);
  3305. pci_set_drvdata(pdev, NULL);
  3306. iwl_uninit_drv(priv);
  3307. iwl_free_isr_ict(priv);
  3308. if (priv->ibss_beacon)
  3309. dev_kfree_skb(priv->ibss_beacon);
  3310. ieee80211_free_hw(priv->hw);
  3311. }
  3312. /*****************************************************************************
  3313. *
  3314. * driver and module entry point
  3315. *
  3316. *****************************************************************************/
  3317. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3318. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3319. #ifdef CONFIG_IWL4965
  3320. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3321. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3322. #endif /* CONFIG_IWL4965 */
  3323. #ifdef CONFIG_IWL5000
  3324. /* 5100 Series WiFi */
  3325. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3326. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3327. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3328. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3329. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3330. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3331. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3332. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3333. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3334. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3335. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3336. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3337. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3338. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3339. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3340. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3341. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3342. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3343. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3344. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3345. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3346. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3347. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3348. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3349. /* 5300 Series WiFi */
  3350. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3351. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3352. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3353. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3354. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3355. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3356. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3357. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3358. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3359. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3360. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3361. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3362. /* 5350 Series WiFi/WiMax */
  3363. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3364. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3365. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3366. /* 5150 Series Wifi/WiMax */
  3367. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3368. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3369. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3370. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3371. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3372. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3373. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3374. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3375. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3376. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3377. /* 6x00 Series */
  3378. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3379. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3380. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3381. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3382. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3383. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3384. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3385. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3386. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3387. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3388. /* 6x00 Series Gen2a */
  3389. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000g2a_2agn_cfg)},
  3390. {IWL_PCI_DEVICE(0x0085, 0x1211, iwl6000g2a_2agn_cfg)},
  3391. {IWL_PCI_DEVICE(0x0082, 0x1221, iwl6000g2a_2agn_cfg)},
  3392. {IWL_PCI_DEVICE(0x0082, 0x1206, iwl6000g2a_2abg_cfg)},
  3393. {IWL_PCI_DEVICE(0x0085, 0x1216, iwl6000g2a_2abg_cfg)},
  3394. {IWL_PCI_DEVICE(0x0082, 0x1226, iwl6000g2a_2abg_cfg)},
  3395. {IWL_PCI_DEVICE(0x0082, 0x1207, iwl6000g2a_2bg_cfg)},
  3396. /* 6x00 Series Gen2b */
  3397. {IWL_PCI_DEVICE(0x008F, 0x5105, iwl6000g2b_bgn_cfg)},
  3398. {IWL_PCI_DEVICE(0x0090, 0x5115, iwl6000g2b_bgn_cfg)},
  3399. {IWL_PCI_DEVICE(0x008F, 0x5125, iwl6000g2b_bgn_cfg)},
  3400. {IWL_PCI_DEVICE(0x008F, 0x5107, iwl6000g2b_bg_cfg)},
  3401. {IWL_PCI_DEVICE(0x008F, 0x5201, iwl6000g2b_2agn_cfg)},
  3402. {IWL_PCI_DEVICE(0x0090, 0x5211, iwl6000g2b_2agn_cfg)},
  3403. {IWL_PCI_DEVICE(0x008F, 0x5221, iwl6000g2b_2agn_cfg)},
  3404. {IWL_PCI_DEVICE(0x008F, 0x5206, iwl6000g2b_2abg_cfg)},
  3405. {IWL_PCI_DEVICE(0x0090, 0x5216, iwl6000g2b_2abg_cfg)},
  3406. {IWL_PCI_DEVICE(0x008F, 0x5226, iwl6000g2b_2abg_cfg)},
  3407. {IWL_PCI_DEVICE(0x008F, 0x5207, iwl6000g2b_2bg_cfg)},
  3408. /* 6x50 WiFi/WiMax Series */
  3409. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3410. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3411. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3412. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3413. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3414. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3415. /* 1000 Series WiFi */
  3416. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3417. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3418. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3419. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3420. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3421. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3422. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3423. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3424. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3425. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3426. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3427. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3428. #endif /* CONFIG_IWL5000 */
  3429. {0}
  3430. };
  3431. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3432. static struct pci_driver iwl_driver = {
  3433. .name = DRV_NAME,
  3434. .id_table = iwl_hw_card_ids,
  3435. .probe = iwl_pci_probe,
  3436. .remove = __devexit_p(iwl_pci_remove),
  3437. #ifdef CONFIG_PM
  3438. .suspend = iwl_pci_suspend,
  3439. .resume = iwl_pci_resume,
  3440. #endif
  3441. };
  3442. static int __init iwl_init(void)
  3443. {
  3444. int ret;
  3445. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3446. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3447. ret = iwlagn_rate_control_register();
  3448. if (ret) {
  3449. printk(KERN_ERR DRV_NAME
  3450. "Unable to register rate control algorithm: %d\n", ret);
  3451. return ret;
  3452. }
  3453. ret = pci_register_driver(&iwl_driver);
  3454. if (ret) {
  3455. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3456. goto error_register;
  3457. }
  3458. return ret;
  3459. error_register:
  3460. iwlagn_rate_control_unregister();
  3461. return ret;
  3462. }
  3463. static void __exit iwl_exit(void)
  3464. {
  3465. pci_unregister_driver(&iwl_driver);
  3466. iwlagn_rate_control_unregister();
  3467. }
  3468. module_exit(iwl_exit);
  3469. module_init(iwl_init);
  3470. #ifdef CONFIG_IWLWIFI_DEBUG
  3471. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3472. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3473. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3474. MODULE_PARM_DESC(debug, "debug output mask");
  3475. #endif
  3476. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3477. MODULE_PARM_DESC(swcrypto50,
  3478. "using crypto in software (default 0 [hardware]) (deprecated)");
  3479. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3480. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3481. module_param_named(queues_num50,
  3482. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3483. MODULE_PARM_DESC(queues_num50,
  3484. "number of hw queues in 50xx series (deprecated)");
  3485. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3486. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3487. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3488. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3489. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3490. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3491. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3492. int, S_IRUGO);
  3493. MODULE_PARM_DESC(amsdu_size_8K50,
  3494. "enable 8K amsdu size in 50XX series (deprecated)");
  3495. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3496. int, S_IRUGO);
  3497. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3498. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3499. MODULE_PARM_DESC(fw_restart50,
  3500. "restart firmware in case of error (deprecated)");
  3501. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3502. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3503. module_param_named(
  3504. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3505. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3506. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3507. S_IRUGO);
  3508. MODULE_PARM_DESC(ucode_alternative,
  3509. "specify ucode alternative to use from ucode file");