nmi.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533
  1. /*
  2. * NMI watchdog support on APIC systems
  3. *
  4. * Started by Ingo Molnar <mingo@redhat.com>
  5. *
  6. * Fixes:
  7. * Mikael Pettersson : AMD K7 support for local APIC NMI watchdog.
  8. * Mikael Pettersson : Power Management for local APIC NMI watchdog.
  9. * Mikael Pettersson : Pentium 4 support for local APIC NMI watchdog.
  10. * Pavel Machek and
  11. * Mikael Pettersson : PM converted to driver model. Disable/enable API.
  12. */
  13. #include <linux/nmi.h>
  14. #include <linux/mm.h>
  15. #include <linux/delay.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/module.h>
  18. #include <linux/sysdev.h>
  19. #include <linux/sysctl.h>
  20. #include <linux/percpu.h>
  21. #include <linux/kprobes.h>
  22. #include <linux/cpumask.h>
  23. #include <linux/kernel_stat.h>
  24. #include <linux/kdebug.h>
  25. #include <asm/smp.h>
  26. #include <asm/nmi.h>
  27. #include <asm/proto.h>
  28. #include <asm/timer.h>
  29. #include <asm/mce.h>
  30. #include <mach_traps.h>
  31. int unknown_nmi_panic;
  32. int nmi_watchdog_enabled;
  33. static cpumask_t backtrace_mask = CPU_MASK_NONE;
  34. /* nmi_active:
  35. * >0: the lapic NMI watchdog is active, but can be disabled
  36. * <0: the lapic NMI watchdog has not been set up, and cannot
  37. * be enabled
  38. * 0: the lapic NMI watchdog is disabled, but can be enabled
  39. */
  40. atomic_t nmi_active = ATOMIC_INIT(0); /* oprofile uses this */
  41. static int panic_on_timeout;
  42. unsigned int nmi_watchdog = NMI_DEFAULT;
  43. static unsigned int nmi_hz = HZ;
  44. static DEFINE_PER_CPU(short, wd_enabled);
  45. static int endflag __initdata = 0;
  46. static inline unsigned int get_nmi_count(int cpu)
  47. {
  48. #ifdef CONFIG_X86_64
  49. return cpu_pda(cpu)->__nmi_count;
  50. #else
  51. return nmi_count(cpu);
  52. #endif
  53. }
  54. static inline int mce_in_progress(void)
  55. {
  56. #if defined(CONFIX_X86_64) && defined(CONFIG_X86_MCE)
  57. return atomic_read(&mce_entry) > 0;
  58. #endif
  59. return 0;
  60. }
  61. /*
  62. * Take the local apic timer and PIT/HPET into account. We don't
  63. * know which one is active, when we have highres/dyntick on
  64. */
  65. static inline unsigned int get_timer_irqs(int cpu)
  66. {
  67. #ifdef CONFIG_X86_64
  68. return read_pda(apic_timer_irqs) + read_pda(irq0_irqs);
  69. #else
  70. return per_cpu(irq_stat, cpu).apic_timer_irqs +
  71. per_cpu(irq_stat, cpu).irq0_irqs;
  72. #endif
  73. }
  74. /* Run after command line and cpu_init init, but before all other checks */
  75. void nmi_watchdog_default(void)
  76. {
  77. if (nmi_watchdog != NMI_DEFAULT)
  78. return;
  79. #ifdef CONFIG_X86_64
  80. nmi_watchdog = NMI_NONE;
  81. #else
  82. if (lapic_watchdog_ok())
  83. nmi_watchdog = NMI_LOCAL_APIC;
  84. else
  85. nmi_watchdog = NMI_IO_APIC;
  86. #endif
  87. }
  88. #ifdef CONFIG_SMP
  89. /*
  90. * The performance counters used by NMI_LOCAL_APIC don't trigger when
  91. * the CPU is idle. To make sure the NMI watchdog really ticks on all
  92. * CPUs during the test make them busy.
  93. */
  94. static __init void nmi_cpu_busy(void *data)
  95. {
  96. local_irq_enable_in_hardirq();
  97. /*
  98. * Intentionally don't use cpu_relax here. This is
  99. * to make sure that the performance counter really ticks,
  100. * even if there is a simulator or similar that catches the
  101. * pause instruction. On a real HT machine this is fine because
  102. * all other CPUs are busy with "useless" delay loops and don't
  103. * care if they get somewhat less cycles.
  104. */
  105. while (endflag == 0)
  106. mb();
  107. }
  108. #endif
  109. int __init check_nmi_watchdog(void)
  110. {
  111. unsigned int *prev_nmi_count;
  112. int cpu;
  113. if (nmi_watchdog == NMI_NONE || nmi_watchdog == NMI_DISABLED)
  114. return 0;
  115. if (!atomic_read(&nmi_active))
  116. return 0;
  117. prev_nmi_count = kmalloc(NR_CPUS * sizeof(int), GFP_KERNEL);
  118. if (!prev_nmi_count)
  119. goto error;
  120. printk(KERN_INFO "Testing NMI watchdog ... ");
  121. #ifdef CONFIG_SMP
  122. if (nmi_watchdog == NMI_LOCAL_APIC)
  123. smp_call_function(nmi_cpu_busy, (void *)&endflag, 0, 0);
  124. #endif
  125. for_each_possible_cpu(cpu)
  126. prev_nmi_count[cpu] = get_nmi_count(cpu);
  127. local_irq_enable();
  128. mdelay((20 * 1000) / nmi_hz); /* wait 20 ticks */
  129. for_each_online_cpu(cpu) {
  130. if (!per_cpu(wd_enabled, cpu))
  131. continue;
  132. if (get_nmi_count(cpu) - prev_nmi_count[cpu] <= 5) {
  133. printk(KERN_WARNING "WARNING: CPU#%d: NMI "
  134. "appears to be stuck (%d->%d)!\n",
  135. cpu,
  136. prev_nmi_count[cpu],
  137. get_nmi_count(cpu));
  138. per_cpu(wd_enabled, cpu) = 0;
  139. atomic_dec(&nmi_active);
  140. }
  141. }
  142. endflag = 1;
  143. if (!atomic_read(&nmi_active)) {
  144. kfree(prev_nmi_count);
  145. atomic_set(&nmi_active, -1);
  146. goto error;
  147. }
  148. printk("OK.\n");
  149. /*
  150. * now that we know it works we can reduce NMI frequency to
  151. * something more reasonable; makes a difference in some configs
  152. */
  153. if (nmi_watchdog == NMI_LOCAL_APIC)
  154. nmi_hz = lapic_adjust_nmi_hz(1);
  155. kfree(prev_nmi_count);
  156. return 0;
  157. error:
  158. #ifdef CONFIG_X86_32
  159. timer_ack = !cpu_has_tsc;
  160. #endif
  161. return -1;
  162. }
  163. static int __init setup_nmi_watchdog(char *str)
  164. {
  165. int nmi;
  166. if (!strncmp(str, "panic", 5)) {
  167. panic_on_timeout = 1;
  168. str = strchr(str, ',');
  169. if (!str)
  170. return 1;
  171. ++str;
  172. }
  173. get_option(&str, &nmi);
  174. if (nmi >= NMI_INVALID || nmi < NMI_NONE)
  175. return 0;
  176. nmi_watchdog = nmi;
  177. return 1;
  178. }
  179. __setup("nmi_watchdog=", setup_nmi_watchdog);
  180. /*
  181. * Suspend/resume support
  182. */
  183. #ifdef CONFIG_PM
  184. static int nmi_pm_active; /* nmi_active before suspend */
  185. static int lapic_nmi_suspend(struct sys_device *dev, pm_message_t state)
  186. {
  187. /* only CPU0 goes here, other CPUs should be offline */
  188. nmi_pm_active = atomic_read(&nmi_active);
  189. stop_apic_nmi_watchdog(NULL);
  190. BUG_ON(atomic_read(&nmi_active) != 0);
  191. return 0;
  192. }
  193. static int lapic_nmi_resume(struct sys_device *dev)
  194. {
  195. /* only CPU0 goes here, other CPUs should be offline */
  196. if (nmi_pm_active > 0) {
  197. setup_apic_nmi_watchdog(NULL);
  198. touch_nmi_watchdog();
  199. }
  200. return 0;
  201. }
  202. static struct sysdev_class nmi_sysclass = {
  203. .name = "lapic_nmi",
  204. .resume = lapic_nmi_resume,
  205. .suspend = lapic_nmi_suspend,
  206. };
  207. static struct sys_device device_lapic_nmi = {
  208. .id = 0,
  209. .cls = &nmi_sysclass,
  210. };
  211. static int __init init_lapic_nmi_sysfs(void)
  212. {
  213. int error;
  214. /*
  215. * should really be a BUG_ON but b/c this is an
  216. * init call, it just doesn't work. -dcz
  217. */
  218. if (nmi_watchdog != NMI_LOCAL_APIC)
  219. return 0;
  220. if (atomic_read(&nmi_active) < 0)
  221. return 0;
  222. error = sysdev_class_register(&nmi_sysclass);
  223. if (!error)
  224. error = sysdev_register(&device_lapic_nmi);
  225. return error;
  226. }
  227. /* must come after the local APIC's device_initcall() */
  228. late_initcall(init_lapic_nmi_sysfs);
  229. #endif /* CONFIG_PM */
  230. static void __acpi_nmi_enable(void *__unused)
  231. {
  232. apic_write_around(APIC_LVT0, APIC_DM_NMI);
  233. }
  234. /*
  235. * Enable timer based NMIs on all CPUs:
  236. */
  237. void acpi_nmi_enable(void)
  238. {
  239. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  240. on_each_cpu(__acpi_nmi_enable, NULL, 0, 1);
  241. }
  242. static void __acpi_nmi_disable(void *__unused)
  243. {
  244. apic_write_around(APIC_LVT0, APIC_DM_NMI | APIC_LVT_MASKED);
  245. }
  246. /*
  247. * Disable timer based NMIs on all CPUs:
  248. */
  249. void acpi_nmi_disable(void)
  250. {
  251. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  252. on_each_cpu(__acpi_nmi_disable, NULL, 0, 1);
  253. }
  254. void setup_apic_nmi_watchdog(void *unused)
  255. {
  256. if (__get_cpu_var(wd_enabled))
  257. return;
  258. /* cheap hack to support suspend/resume */
  259. /* if cpu0 is not active neither should the other cpus */
  260. if (smp_processor_id() != 0 && atomic_read(&nmi_active) <= 0)
  261. return;
  262. switch (nmi_watchdog) {
  263. case NMI_LOCAL_APIC:
  264. /* enable it before to avoid race with handler */
  265. __get_cpu_var(wd_enabled) = 1;
  266. if (lapic_watchdog_init(nmi_hz) < 0) {
  267. __get_cpu_var(wd_enabled) = 0;
  268. return;
  269. }
  270. /* FALL THROUGH */
  271. case NMI_IO_APIC:
  272. __get_cpu_var(wd_enabled) = 1;
  273. atomic_inc(&nmi_active);
  274. }
  275. }
  276. void stop_apic_nmi_watchdog(void *unused)
  277. {
  278. /* only support LOCAL and IO APICs for now */
  279. if (nmi_watchdog != NMI_LOCAL_APIC &&
  280. nmi_watchdog != NMI_IO_APIC)
  281. return;
  282. if (__get_cpu_var(wd_enabled) == 0)
  283. return;
  284. if (nmi_watchdog == NMI_LOCAL_APIC)
  285. lapic_watchdog_stop();
  286. __get_cpu_var(wd_enabled) = 0;
  287. atomic_dec(&nmi_active);
  288. }
  289. /*
  290. * the best way to detect whether a CPU has a 'hard lockup' problem
  291. * is to check it's local APIC timer IRQ counts. If they are not
  292. * changing then that CPU has some problem.
  293. *
  294. * as these watchdog NMI IRQs are generated on every CPU, we only
  295. * have to check the current processor.
  296. *
  297. * since NMIs don't listen to _any_ locks, we have to be extremely
  298. * careful not to rely on unsafe variables. The printk might lock
  299. * up though, so we have to break up any console locks first ...
  300. * [when there will be more tty-related locks, break them up here too!]
  301. */
  302. static DEFINE_PER_CPU(unsigned, last_irq_sum);
  303. static DEFINE_PER_CPU(local_t, alert_counter);
  304. static DEFINE_PER_CPU(int, nmi_touch);
  305. void touch_nmi_watchdog(void)
  306. {
  307. if (nmi_watchdog > 0) {
  308. unsigned cpu;
  309. /*
  310. * Tell other CPUs to reset their alert counters. We cannot
  311. * do it ourselves because the alert count increase is not
  312. * atomic.
  313. */
  314. for_each_present_cpu(cpu) {
  315. if (per_cpu(nmi_touch, cpu) != 1)
  316. per_cpu(nmi_touch, cpu) = 1;
  317. }
  318. }
  319. /*
  320. * Tickle the softlockup detector too:
  321. */
  322. touch_softlockup_watchdog();
  323. }
  324. EXPORT_SYMBOL(touch_nmi_watchdog);
  325. notrace __kprobes int
  326. nmi_watchdog_tick(struct pt_regs *regs, unsigned reason)
  327. {
  328. /*
  329. * Since current_thread_info()-> is always on the stack, and we
  330. * always switch the stack NMI-atomically, it's safe to use
  331. * smp_processor_id().
  332. */
  333. unsigned int sum;
  334. int touched = 0;
  335. int cpu = smp_processor_id();
  336. int rc = 0;
  337. /* check for other users first */
  338. if (notify_die(DIE_NMI, "nmi", regs, reason, 2, SIGINT)
  339. == NOTIFY_STOP) {
  340. rc = 1;
  341. touched = 1;
  342. }
  343. sum = get_timer_irqs(cpu);
  344. if (__get_cpu_var(nmi_touch)) {
  345. __get_cpu_var(nmi_touch) = 0;
  346. touched = 1;
  347. }
  348. if (cpu_isset(cpu, backtrace_mask)) {
  349. static DEFINE_SPINLOCK(lock); /* Serialise the printks */
  350. spin_lock(&lock);
  351. printk("NMI backtrace for cpu %d\n", cpu);
  352. dump_stack();
  353. spin_unlock(&lock);
  354. cpu_clear(cpu, backtrace_mask);
  355. }
  356. /* Could check oops_in_progress here too, but it's safer not to */
  357. if (mce_in_progress())
  358. touched = 1;
  359. /* if the none of the timers isn't firing, this cpu isn't doing much */
  360. if (!touched && __get_cpu_var(last_irq_sum) == sum) {
  361. /*
  362. * Ayiee, looks like this CPU is stuck ...
  363. * wait a few IRQs (5 seconds) before doing the oops ...
  364. */
  365. local_inc(&__get_cpu_var(alert_counter));
  366. if (local_read(&__get_cpu_var(alert_counter)) == 5 * nmi_hz)
  367. /*
  368. * die_nmi will return ONLY if NOTIFY_STOP happens..
  369. */
  370. die_nmi("BUG: NMI Watchdog detected LOCKUP",
  371. regs, panic_on_timeout);
  372. } else {
  373. __get_cpu_var(last_irq_sum) = sum;
  374. local_set(&__get_cpu_var(alert_counter), 0);
  375. }
  376. /* see if the nmi watchdog went off */
  377. if (!__get_cpu_var(wd_enabled))
  378. return rc;
  379. switch (nmi_watchdog) {
  380. case NMI_LOCAL_APIC:
  381. rc |= lapic_wd_event(nmi_hz);
  382. break;
  383. case NMI_IO_APIC:
  384. /*
  385. * don't know how to accurately check for this.
  386. * just assume it was a watchdog timer interrupt
  387. * This matches the old behaviour.
  388. */
  389. rc = 1;
  390. break;
  391. }
  392. return rc;
  393. }
  394. #ifdef CONFIG_SYSCTL
  395. static int unknown_nmi_panic_callback(struct pt_regs *regs, int cpu)
  396. {
  397. unsigned char reason = get_nmi_reason();
  398. char buf[64];
  399. sprintf(buf, "NMI received for unknown reason %02x\n", reason);
  400. die_nmi(buf, regs, 1); /* Always panic here */
  401. return 0;
  402. }
  403. /*
  404. * proc handler for /proc/sys/kernel/nmi
  405. */
  406. int proc_nmi_enabled(struct ctl_table *table, int write, struct file *file,
  407. void __user *buffer, size_t *length, loff_t *ppos)
  408. {
  409. int old_state;
  410. nmi_watchdog_enabled = (atomic_read(&nmi_active) > 0) ? 1 : 0;
  411. old_state = nmi_watchdog_enabled;
  412. proc_dointvec(table, write, file, buffer, length, ppos);
  413. if (!!old_state == !!nmi_watchdog_enabled)
  414. return 0;
  415. if (atomic_read(&nmi_active) < 0 || nmi_watchdog == NMI_DISABLED) {
  416. printk(KERN_WARNING
  417. "NMI watchdog is permanently disabled\n");
  418. return -EIO;
  419. }
  420. /* if nmi_watchdog is not set yet, then set it */
  421. nmi_watchdog_default();
  422. if (nmi_watchdog == NMI_LOCAL_APIC) {
  423. if (nmi_watchdog_enabled)
  424. enable_lapic_nmi_watchdog();
  425. else
  426. disable_lapic_nmi_watchdog();
  427. } else {
  428. printk(KERN_WARNING
  429. "NMI watchdog doesn't know what hardware to touch\n");
  430. return -EIO;
  431. }
  432. return 0;
  433. }
  434. #endif /* CONFIG_SYSCTL */
  435. int do_nmi_callback(struct pt_regs *regs, int cpu)
  436. {
  437. #ifdef CONFIG_SYSCTL
  438. if (unknown_nmi_panic)
  439. return unknown_nmi_panic_callback(regs, cpu);
  440. #endif
  441. return 0;
  442. }
  443. void __trigger_all_cpu_backtrace(void)
  444. {
  445. int i;
  446. backtrace_mask = cpu_online_map;
  447. /* Wait for up to 10 seconds for all CPUs to do the backtrace */
  448. for (i = 0; i < 10 * 1000; i++) {
  449. if (cpus_empty(backtrace_mask))
  450. break;
  451. mdelay(1);
  452. }
  453. }
  454. EXPORT_SYMBOL(nmi_active);
  455. EXPORT_SYMBOL(nmi_watchdog);