rivafb-i2c.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * linux/drivers/video/riva/fbdev-i2c.c - nVidia i2c
  3. *
  4. * Maintained by Ani Joshi <ajoshi@shell.unixbox.com>
  5. *
  6. * Copyright 2004 Antonino A. Daplas <adaplas @pol.net>
  7. *
  8. * Based on radeonfb-i2c.c
  9. *
  10. * This file is subject to the terms and conditions of the GNU General Public
  11. * License. See the file COPYING in the main directory of this archive
  12. * for more details.
  13. */
  14. #include <linux/config.h>
  15. #include <linux/module.h>
  16. #include <linux/kernel.h>
  17. #include <linux/sched.h>
  18. #include <linux/delay.h>
  19. #include <linux/pci.h>
  20. #include <linux/fb.h>
  21. #include <linux/jiffies.h>
  22. #include <asm/io.h>
  23. #include "rivafb.h"
  24. #include "../edid.h"
  25. #define RIVA_DDC 0x50
  26. static void riva_gpio_setscl(void* data, int state)
  27. {
  28. struct riva_i2c_chan *chan = (struct riva_i2c_chan *)data;
  29. struct riva_par *par = chan->par;
  30. u32 val;
  31. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  32. val = VGA_RD08(par->riva.PCIO, 0x3d5) & 0xf0;
  33. if (state)
  34. val |= 0x20;
  35. else
  36. val &= ~0x20;
  37. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  38. VGA_WR08(par->riva.PCIO, 0x3d5, val | 0x1);
  39. }
  40. static void riva_gpio_setsda(void* data, int state)
  41. {
  42. struct riva_i2c_chan *chan = (struct riva_i2c_chan *)data;
  43. struct riva_par *par = chan->par;
  44. u32 val;
  45. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  46. val = VGA_RD08(par->riva.PCIO, 0x3d5) & 0xf0;
  47. if (state)
  48. val |= 0x10;
  49. else
  50. val &= ~0x10;
  51. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  52. VGA_WR08(par->riva.PCIO, 0x3d5, val | 0x1);
  53. }
  54. static int riva_gpio_getscl(void* data)
  55. {
  56. struct riva_i2c_chan *chan = (struct riva_i2c_chan *)data;
  57. struct riva_par *par = chan->par;
  58. u32 val = 0;
  59. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base);
  60. if (VGA_RD08(par->riva.PCIO, 0x3d5) & 0x04)
  61. val = 1;
  62. val = VGA_RD08(par->riva.PCIO, 0x3d5);
  63. return val;
  64. }
  65. static int riva_gpio_getsda(void* data)
  66. {
  67. struct riva_i2c_chan *chan = (struct riva_i2c_chan *)data;
  68. struct riva_par *par = chan->par;
  69. u32 val = 0;
  70. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base);
  71. if (VGA_RD08(par->riva.PCIO, 0x3d5) & 0x08)
  72. val = 1;
  73. return val;
  74. }
  75. static int riva_setup_i2c_bus(struct riva_i2c_chan *chan, const char *name)
  76. {
  77. int rc;
  78. strcpy(chan->adapter.name, name);
  79. chan->adapter.owner = THIS_MODULE;
  80. chan->adapter.id = I2C_HW_B_RIVA;
  81. chan->adapter.algo_data = &chan->algo;
  82. chan->adapter.dev.parent = &chan->par->pdev->dev;
  83. chan->algo.setsda = riva_gpio_setsda;
  84. chan->algo.setscl = riva_gpio_setscl;
  85. chan->algo.getsda = riva_gpio_getsda;
  86. chan->algo.getscl = riva_gpio_getscl;
  87. chan->algo.udelay = 40;
  88. chan->algo.timeout = msecs_to_jiffies(2);
  89. chan->algo.data = chan;
  90. i2c_set_adapdata(&chan->adapter, chan);
  91. /* Raise SCL and SDA */
  92. riva_gpio_setsda(chan, 1);
  93. riva_gpio_setscl(chan, 1);
  94. udelay(20);
  95. rc = i2c_bit_add_bus(&chan->adapter);
  96. if (rc == 0)
  97. dev_dbg(&chan->par->pdev->dev, "I2C bus %s registered.\n", name);
  98. else {
  99. dev_warn(&chan->par->pdev->dev,
  100. "Failed to register I2C bus %s.\n", name);
  101. chan->par = NULL;
  102. }
  103. return rc;
  104. }
  105. void riva_create_i2c_busses(struct riva_par *par)
  106. {
  107. par->bus = 3;
  108. par->chan[0].par = par;
  109. par->chan[1].par = par;
  110. par->chan[2].par = par;
  111. par->chan[0].ddc_base = 0x3e;
  112. par->chan[1].ddc_base = 0x36;
  113. par->chan[2].ddc_base = 0x50;
  114. riva_setup_i2c_bus(&par->chan[0], "BUS1");
  115. riva_setup_i2c_bus(&par->chan[1], "BUS2");
  116. riva_setup_i2c_bus(&par->chan[2], "BUS3");
  117. }
  118. void riva_delete_i2c_busses(struct riva_par *par)
  119. {
  120. if (par->chan[0].par)
  121. i2c_bit_del_bus(&par->chan[0].adapter);
  122. par->chan[0].par = NULL;
  123. if (par->chan[1].par)
  124. i2c_bit_del_bus(&par->chan[1].adapter);
  125. par->chan[1].par = NULL;
  126. if (par->chan[2].par)
  127. i2c_bit_del_bus(&par->chan[2].adapter);
  128. par->chan[2].par = NULL;
  129. }
  130. static u8 *riva_do_probe_i2c_edid(struct riva_i2c_chan *chan)
  131. {
  132. u8 start = 0x0;
  133. struct i2c_msg msgs[] = {
  134. {
  135. .addr = RIVA_DDC,
  136. .len = 1,
  137. .buf = &start,
  138. }, {
  139. .addr = RIVA_DDC,
  140. .flags = I2C_M_RD,
  141. .len = EDID_LENGTH,
  142. },
  143. };
  144. u8 *buf;
  145. if (!chan->par)
  146. return NULL;
  147. buf = kmalloc(EDID_LENGTH, GFP_KERNEL);
  148. if (!buf) {
  149. dev_warn(&chan->par->pdev->dev, "Out of memory!\n");
  150. return NULL;
  151. }
  152. msgs[1].buf = buf;
  153. if (i2c_transfer(&chan->adapter, msgs, 2) == 2)
  154. return buf;
  155. dev_dbg(&chan->par->pdev->dev, "Unable to read EDID block.\n");
  156. kfree(buf);
  157. return NULL;
  158. }
  159. int riva_probe_i2c_connector(struct riva_par *par, int conn, u8 **out_edid)
  160. {
  161. u8 *edid = NULL;
  162. int i;
  163. for (i = 0; i < 3; i++) {
  164. /* Do the real work */
  165. edid = riva_do_probe_i2c_edid(&par->chan[conn-1]);
  166. if (edid)
  167. break;
  168. }
  169. if (out_edid)
  170. *out_edid = edid;
  171. if (!edid)
  172. return 1;
  173. return 0;
  174. }