rx.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749
  1. /****************************************************************************
  2. * Driver for Solarflare Solarstorm network controllers and boards
  3. * Copyright 2005-2006 Fen Systems Ltd.
  4. * Copyright 2005-2011 Solarflare Communications Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published
  8. * by the Free Software Foundation, incorporated herein by reference.
  9. */
  10. #include <linux/socket.h>
  11. #include <linux/in.h>
  12. #include <linux/slab.h>
  13. #include <linux/ip.h>
  14. #include <linux/tcp.h>
  15. #include <linux/udp.h>
  16. #include <linux/prefetch.h>
  17. #include <net/ip.h>
  18. #include <net/checksum.h>
  19. #include "net_driver.h"
  20. #include "efx.h"
  21. #include "nic.h"
  22. #include "selftest.h"
  23. #include "workarounds.h"
  24. /* Number of RX descriptors pushed at once. */
  25. #define EFX_RX_BATCH 8
  26. /* Maximum size of a buffer sharing a page */
  27. #define EFX_RX_HALF_PAGE ((PAGE_SIZE >> 1) - sizeof(struct efx_rx_page_state))
  28. /* Size of buffer allocated for skb header area. */
  29. #define EFX_SKB_HEADERS 64u
  30. /*
  31. * rx_alloc_method - RX buffer allocation method
  32. *
  33. * This driver supports two methods for allocating and using RX buffers:
  34. * each RX buffer may be backed by an skb or by an order-n page.
  35. *
  36. * When GRO is in use then the second method has a lower overhead,
  37. * since we don't have to allocate then free skbs on reassembled frames.
  38. *
  39. * Values:
  40. * - RX_ALLOC_METHOD_AUTO = 0
  41. * - RX_ALLOC_METHOD_SKB = 1
  42. * - RX_ALLOC_METHOD_PAGE = 2
  43. *
  44. * The heuristic for %RX_ALLOC_METHOD_AUTO is a simple hysteresis count
  45. * controlled by the parameters below.
  46. *
  47. * - Since pushing and popping descriptors are separated by the rx_queue
  48. * size, so the watermarks should be ~rxd_size.
  49. * - The performance win by using page-based allocation for GRO is less
  50. * than the performance hit of using page-based allocation of non-GRO,
  51. * so the watermarks should reflect this.
  52. *
  53. * Per channel we maintain a single variable, updated by each channel:
  54. *
  55. * rx_alloc_level += (gro_performed ? RX_ALLOC_FACTOR_GRO :
  56. * RX_ALLOC_FACTOR_SKB)
  57. * Per NAPI poll interval, we constrain rx_alloc_level to 0..MAX (which
  58. * limits the hysteresis), and update the allocation strategy:
  59. *
  60. * rx_alloc_method = (rx_alloc_level > RX_ALLOC_LEVEL_GRO ?
  61. * RX_ALLOC_METHOD_PAGE : RX_ALLOC_METHOD_SKB)
  62. */
  63. static int rx_alloc_method = RX_ALLOC_METHOD_AUTO;
  64. #define RX_ALLOC_LEVEL_GRO 0x2000
  65. #define RX_ALLOC_LEVEL_MAX 0x3000
  66. #define RX_ALLOC_FACTOR_GRO 1
  67. #define RX_ALLOC_FACTOR_SKB (-2)
  68. /* This is the percentage fill level below which new RX descriptors
  69. * will be added to the RX descriptor ring.
  70. */
  71. static unsigned int rx_refill_threshold = 90;
  72. /* This is the percentage fill level to which an RX queue will be refilled
  73. * when the "RX refill threshold" is reached.
  74. */
  75. static unsigned int rx_refill_limit = 95;
  76. /*
  77. * RX maximum head room required.
  78. *
  79. * This must be at least 1 to prevent overflow and at least 2 to allow
  80. * pipelined receives.
  81. */
  82. #define EFX_RXD_HEAD_ROOM 2
  83. /* Offset of ethernet header within page */
  84. static inline unsigned int efx_rx_buf_offset(struct efx_nic *efx,
  85. struct efx_rx_buffer *buf)
  86. {
  87. /* Offset is always within one page, so we don't need to consider
  88. * the page order.
  89. */
  90. return (((__force unsigned long) buf->dma_addr & (PAGE_SIZE - 1)) +
  91. efx->type->rx_buffer_hash_size);
  92. }
  93. static inline unsigned int efx_rx_buf_size(struct efx_nic *efx)
  94. {
  95. return PAGE_SIZE << efx->rx_buffer_order;
  96. }
  97. static u8 *efx_rx_buf_eh(struct efx_nic *efx, struct efx_rx_buffer *buf)
  98. {
  99. if (buf->is_page)
  100. return page_address(buf->u.page) + efx_rx_buf_offset(efx, buf);
  101. else
  102. return ((u8 *)buf->u.skb->data +
  103. efx->type->rx_buffer_hash_size);
  104. }
  105. static inline u32 efx_rx_buf_hash(const u8 *eh)
  106. {
  107. /* The ethernet header is always directly after any hash. */
  108. #if defined(CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS) || NET_IP_ALIGN % 4 == 0
  109. return __le32_to_cpup((const __le32 *)(eh - 4));
  110. #else
  111. const u8 *data = eh - 4;
  112. return ((u32)data[0] |
  113. (u32)data[1] << 8 |
  114. (u32)data[2] << 16 |
  115. (u32)data[3] << 24);
  116. #endif
  117. }
  118. /**
  119. * efx_init_rx_buffers_skb - create EFX_RX_BATCH skb-based RX buffers
  120. *
  121. * @rx_queue: Efx RX queue
  122. *
  123. * This allocates EFX_RX_BATCH skbs, maps them for DMA, and populates a
  124. * struct efx_rx_buffer for each one. Return a negative error code or 0
  125. * on success. May fail having only inserted fewer than EFX_RX_BATCH
  126. * buffers.
  127. */
  128. static int efx_init_rx_buffers_skb(struct efx_rx_queue *rx_queue)
  129. {
  130. struct efx_nic *efx = rx_queue->efx;
  131. struct net_device *net_dev = efx->net_dev;
  132. struct efx_rx_buffer *rx_buf;
  133. struct sk_buff *skb;
  134. int skb_len = efx->rx_buffer_len;
  135. unsigned index, count;
  136. for (count = 0; count < EFX_RX_BATCH; ++count) {
  137. index = rx_queue->added_count & rx_queue->ptr_mask;
  138. rx_buf = efx_rx_buffer(rx_queue, index);
  139. rx_buf->u.skb = skb = netdev_alloc_skb(net_dev, skb_len);
  140. if (unlikely(!skb))
  141. return -ENOMEM;
  142. /* Adjust the SKB for padding and checksum */
  143. skb_reserve(skb, NET_IP_ALIGN);
  144. rx_buf->len = skb_len - NET_IP_ALIGN;
  145. rx_buf->is_page = false;
  146. skb->ip_summed = CHECKSUM_UNNECESSARY;
  147. rx_buf->dma_addr = pci_map_single(efx->pci_dev,
  148. skb->data, rx_buf->len,
  149. PCI_DMA_FROMDEVICE);
  150. if (unlikely(pci_dma_mapping_error(efx->pci_dev,
  151. rx_buf->dma_addr))) {
  152. dev_kfree_skb_any(skb);
  153. rx_buf->u.skb = NULL;
  154. return -EIO;
  155. }
  156. ++rx_queue->added_count;
  157. ++rx_queue->alloc_skb_count;
  158. }
  159. return 0;
  160. }
  161. /**
  162. * efx_init_rx_buffers_page - create EFX_RX_BATCH page-based RX buffers
  163. *
  164. * @rx_queue: Efx RX queue
  165. *
  166. * This allocates memory for EFX_RX_BATCH receive buffers, maps them for DMA,
  167. * and populates struct efx_rx_buffers for each one. Return a negative error
  168. * code or 0 on success. If a single page can be split between two buffers,
  169. * then the page will either be inserted fully, or not at at all.
  170. */
  171. static int efx_init_rx_buffers_page(struct efx_rx_queue *rx_queue)
  172. {
  173. struct efx_nic *efx = rx_queue->efx;
  174. struct efx_rx_buffer *rx_buf;
  175. struct page *page;
  176. void *page_addr;
  177. struct efx_rx_page_state *state;
  178. dma_addr_t dma_addr;
  179. unsigned index, count;
  180. /* We can split a page between two buffers */
  181. BUILD_BUG_ON(EFX_RX_BATCH & 1);
  182. for (count = 0; count < EFX_RX_BATCH; ++count) {
  183. page = alloc_pages(__GFP_COLD | __GFP_COMP | GFP_ATOMIC,
  184. efx->rx_buffer_order);
  185. if (unlikely(page == NULL))
  186. return -ENOMEM;
  187. dma_addr = pci_map_page(efx->pci_dev, page, 0,
  188. efx_rx_buf_size(efx),
  189. PCI_DMA_FROMDEVICE);
  190. if (unlikely(pci_dma_mapping_error(efx->pci_dev, dma_addr))) {
  191. __free_pages(page, efx->rx_buffer_order);
  192. return -EIO;
  193. }
  194. page_addr = page_address(page);
  195. state = page_addr;
  196. state->refcnt = 0;
  197. state->dma_addr = dma_addr;
  198. page_addr += sizeof(struct efx_rx_page_state);
  199. dma_addr += sizeof(struct efx_rx_page_state);
  200. split:
  201. index = rx_queue->added_count & rx_queue->ptr_mask;
  202. rx_buf = efx_rx_buffer(rx_queue, index);
  203. rx_buf->dma_addr = dma_addr + EFX_PAGE_IP_ALIGN;
  204. rx_buf->u.page = page;
  205. rx_buf->len = efx->rx_buffer_len - EFX_PAGE_IP_ALIGN;
  206. rx_buf->is_page = true;
  207. ++rx_queue->added_count;
  208. ++rx_queue->alloc_page_count;
  209. ++state->refcnt;
  210. if ((~count & 1) && (efx->rx_buffer_len <= EFX_RX_HALF_PAGE)) {
  211. /* Use the second half of the page */
  212. get_page(page);
  213. dma_addr += (PAGE_SIZE >> 1);
  214. page_addr += (PAGE_SIZE >> 1);
  215. ++count;
  216. goto split;
  217. }
  218. }
  219. return 0;
  220. }
  221. static void efx_unmap_rx_buffer(struct efx_nic *efx,
  222. struct efx_rx_buffer *rx_buf)
  223. {
  224. if (rx_buf->is_page && rx_buf->u.page) {
  225. struct efx_rx_page_state *state;
  226. state = page_address(rx_buf->u.page);
  227. if (--state->refcnt == 0) {
  228. pci_unmap_page(efx->pci_dev,
  229. state->dma_addr,
  230. efx_rx_buf_size(efx),
  231. PCI_DMA_FROMDEVICE);
  232. }
  233. } else if (!rx_buf->is_page && rx_buf->u.skb) {
  234. pci_unmap_single(efx->pci_dev, rx_buf->dma_addr,
  235. rx_buf->len, PCI_DMA_FROMDEVICE);
  236. }
  237. }
  238. static void efx_free_rx_buffer(struct efx_nic *efx,
  239. struct efx_rx_buffer *rx_buf)
  240. {
  241. if (rx_buf->is_page && rx_buf->u.page) {
  242. __free_pages(rx_buf->u.page, efx->rx_buffer_order);
  243. rx_buf->u.page = NULL;
  244. } else if (!rx_buf->is_page && rx_buf->u.skb) {
  245. dev_kfree_skb_any(rx_buf->u.skb);
  246. rx_buf->u.skb = NULL;
  247. }
  248. }
  249. static void efx_fini_rx_buffer(struct efx_rx_queue *rx_queue,
  250. struct efx_rx_buffer *rx_buf)
  251. {
  252. efx_unmap_rx_buffer(rx_queue->efx, rx_buf);
  253. efx_free_rx_buffer(rx_queue->efx, rx_buf);
  254. }
  255. /* Attempt to resurrect the other receive buffer that used to share this page,
  256. * which had previously been passed up to the kernel and freed. */
  257. static void efx_resurrect_rx_buffer(struct efx_rx_queue *rx_queue,
  258. struct efx_rx_buffer *rx_buf)
  259. {
  260. struct efx_rx_page_state *state = page_address(rx_buf->u.page);
  261. struct efx_rx_buffer *new_buf;
  262. unsigned fill_level, index;
  263. /* +1 because efx_rx_packet() incremented removed_count. +1 because
  264. * we'd like to insert an additional descriptor whilst leaving
  265. * EFX_RXD_HEAD_ROOM for the non-recycle path */
  266. fill_level = (rx_queue->added_count - rx_queue->removed_count + 2);
  267. if (unlikely(fill_level > rx_queue->max_fill)) {
  268. /* We could place "state" on a list, and drain the list in
  269. * efx_fast_push_rx_descriptors(). For now, this will do. */
  270. return;
  271. }
  272. ++state->refcnt;
  273. get_page(rx_buf->u.page);
  274. index = rx_queue->added_count & rx_queue->ptr_mask;
  275. new_buf = efx_rx_buffer(rx_queue, index);
  276. new_buf->dma_addr = rx_buf->dma_addr ^ (PAGE_SIZE >> 1);
  277. new_buf->u.page = rx_buf->u.page;
  278. new_buf->len = rx_buf->len;
  279. new_buf->is_page = true;
  280. ++rx_queue->added_count;
  281. }
  282. /* Recycle the given rx buffer directly back into the rx_queue. There is
  283. * always room to add this buffer, because we've just popped a buffer. */
  284. static void efx_recycle_rx_buffer(struct efx_channel *channel,
  285. struct efx_rx_buffer *rx_buf)
  286. {
  287. struct efx_nic *efx = channel->efx;
  288. struct efx_rx_queue *rx_queue = efx_channel_get_rx_queue(channel);
  289. struct efx_rx_buffer *new_buf;
  290. unsigned index;
  291. if (rx_buf->is_page && efx->rx_buffer_len <= EFX_RX_HALF_PAGE &&
  292. page_count(rx_buf->u.page) == 1)
  293. efx_resurrect_rx_buffer(rx_queue, rx_buf);
  294. index = rx_queue->added_count & rx_queue->ptr_mask;
  295. new_buf = efx_rx_buffer(rx_queue, index);
  296. memcpy(new_buf, rx_buf, sizeof(*new_buf));
  297. rx_buf->u.page = NULL;
  298. ++rx_queue->added_count;
  299. }
  300. /**
  301. * efx_fast_push_rx_descriptors - push new RX descriptors quickly
  302. * @rx_queue: RX descriptor queue
  303. * This will aim to fill the RX descriptor queue up to
  304. * @rx_queue->@fast_fill_limit. If there is insufficient atomic
  305. * memory to do so, a slow fill will be scheduled.
  306. *
  307. * The caller must provide serialisation (none is used here). In practise,
  308. * this means this function must run from the NAPI handler, or be called
  309. * when NAPI is disabled.
  310. */
  311. void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue)
  312. {
  313. struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
  314. unsigned fill_level;
  315. int space, rc = 0;
  316. /* Calculate current fill level, and exit if we don't need to fill */
  317. fill_level = (rx_queue->added_count - rx_queue->removed_count);
  318. EFX_BUG_ON_PARANOID(fill_level > rx_queue->efx->rxq_entries);
  319. if (fill_level >= rx_queue->fast_fill_trigger)
  320. goto out;
  321. /* Record minimum fill level */
  322. if (unlikely(fill_level < rx_queue->min_fill)) {
  323. if (fill_level)
  324. rx_queue->min_fill = fill_level;
  325. }
  326. space = rx_queue->fast_fill_limit - fill_level;
  327. if (space < EFX_RX_BATCH)
  328. goto out;
  329. netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
  330. "RX queue %d fast-filling descriptor ring from"
  331. " level %d to level %d using %s allocation\n",
  332. efx_rx_queue_index(rx_queue), fill_level,
  333. rx_queue->fast_fill_limit,
  334. channel->rx_alloc_push_pages ? "page" : "skb");
  335. do {
  336. if (channel->rx_alloc_push_pages)
  337. rc = efx_init_rx_buffers_page(rx_queue);
  338. else
  339. rc = efx_init_rx_buffers_skb(rx_queue);
  340. if (unlikely(rc)) {
  341. /* Ensure that we don't leave the rx queue empty */
  342. if (rx_queue->added_count == rx_queue->removed_count)
  343. efx_schedule_slow_fill(rx_queue);
  344. goto out;
  345. }
  346. } while ((space -= EFX_RX_BATCH) >= EFX_RX_BATCH);
  347. netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
  348. "RX queue %d fast-filled descriptor ring "
  349. "to level %d\n", efx_rx_queue_index(rx_queue),
  350. rx_queue->added_count - rx_queue->removed_count);
  351. out:
  352. if (rx_queue->notified_count != rx_queue->added_count)
  353. efx_nic_notify_rx_desc(rx_queue);
  354. }
  355. void efx_rx_slow_fill(unsigned long context)
  356. {
  357. struct efx_rx_queue *rx_queue = (struct efx_rx_queue *)context;
  358. struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
  359. /* Post an event to cause NAPI to run and refill the queue */
  360. efx_nic_generate_fill_event(channel);
  361. ++rx_queue->slow_fill_count;
  362. }
  363. static void efx_rx_packet__check_len(struct efx_rx_queue *rx_queue,
  364. struct efx_rx_buffer *rx_buf,
  365. int len, bool *discard,
  366. bool *leak_packet)
  367. {
  368. struct efx_nic *efx = rx_queue->efx;
  369. unsigned max_len = rx_buf->len - efx->type->rx_buffer_padding;
  370. if (likely(len <= max_len))
  371. return;
  372. /* The packet must be discarded, but this is only a fatal error
  373. * if the caller indicated it was
  374. */
  375. *discard = true;
  376. if ((len > rx_buf->len) && EFX_WORKAROUND_8071(efx)) {
  377. if (net_ratelimit())
  378. netif_err(efx, rx_err, efx->net_dev,
  379. " RX queue %d seriously overlength "
  380. "RX event (0x%x > 0x%x+0x%x). Leaking\n",
  381. efx_rx_queue_index(rx_queue), len, max_len,
  382. efx->type->rx_buffer_padding);
  383. /* If this buffer was skb-allocated, then the meta
  384. * data at the end of the skb will be trashed. So
  385. * we have no choice but to leak the fragment.
  386. */
  387. *leak_packet = !rx_buf->is_page;
  388. efx_schedule_reset(efx, RESET_TYPE_RX_RECOVERY);
  389. } else {
  390. if (net_ratelimit())
  391. netif_err(efx, rx_err, efx->net_dev,
  392. " RX queue %d overlength RX event "
  393. "(0x%x > 0x%x)\n",
  394. efx_rx_queue_index(rx_queue), len, max_len);
  395. }
  396. efx_rx_queue_channel(rx_queue)->n_rx_overlength++;
  397. }
  398. /* Pass a received packet up through the generic GRO stack
  399. *
  400. * Handles driverlink veto, and passes the fragment up via
  401. * the appropriate GRO method
  402. */
  403. static void efx_rx_packet_gro(struct efx_channel *channel,
  404. struct efx_rx_buffer *rx_buf,
  405. const u8 *eh, bool checksummed)
  406. {
  407. struct napi_struct *napi = &channel->napi_str;
  408. gro_result_t gro_result;
  409. /* Pass the skb/page into the GRO engine */
  410. if (rx_buf->is_page) {
  411. struct efx_nic *efx = channel->efx;
  412. struct page *page = rx_buf->u.page;
  413. struct sk_buff *skb;
  414. rx_buf->u.page = NULL;
  415. skb = napi_get_frags(napi);
  416. if (!skb) {
  417. put_page(page);
  418. return;
  419. }
  420. if (efx->net_dev->features & NETIF_F_RXHASH)
  421. skb->rxhash = efx_rx_buf_hash(eh);
  422. skb_shinfo(skb)->frags[0].page = page;
  423. skb_shinfo(skb)->frags[0].page_offset =
  424. efx_rx_buf_offset(efx, rx_buf);
  425. skb_shinfo(skb)->frags[0].size = rx_buf->len;
  426. skb_shinfo(skb)->nr_frags = 1;
  427. skb->len = rx_buf->len;
  428. skb->data_len = rx_buf->len;
  429. skb->truesize += rx_buf->len;
  430. skb->ip_summed =
  431. checksummed ? CHECKSUM_UNNECESSARY : CHECKSUM_NONE;
  432. skb_record_rx_queue(skb, channel->channel);
  433. gro_result = napi_gro_frags(napi);
  434. } else {
  435. struct sk_buff *skb = rx_buf->u.skb;
  436. EFX_BUG_ON_PARANOID(!checksummed);
  437. rx_buf->u.skb = NULL;
  438. gro_result = napi_gro_receive(napi, skb);
  439. }
  440. if (gro_result == GRO_NORMAL) {
  441. channel->rx_alloc_level += RX_ALLOC_FACTOR_SKB;
  442. } else if (gro_result != GRO_DROP) {
  443. channel->rx_alloc_level += RX_ALLOC_FACTOR_GRO;
  444. channel->irq_mod_score += 2;
  445. }
  446. }
  447. void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
  448. unsigned int len, bool checksummed, bool discard)
  449. {
  450. struct efx_nic *efx = rx_queue->efx;
  451. struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
  452. struct efx_rx_buffer *rx_buf;
  453. bool leak_packet = false;
  454. rx_buf = efx_rx_buffer(rx_queue, index);
  455. /* This allows the refill path to post another buffer.
  456. * EFX_RXD_HEAD_ROOM ensures that the slot we are using
  457. * isn't overwritten yet.
  458. */
  459. rx_queue->removed_count++;
  460. /* Validate the length encoded in the event vs the descriptor pushed */
  461. efx_rx_packet__check_len(rx_queue, rx_buf, len,
  462. &discard, &leak_packet);
  463. netif_vdbg(efx, rx_status, efx->net_dev,
  464. "RX queue %d received id %x at %llx+%x %s%s\n",
  465. efx_rx_queue_index(rx_queue), index,
  466. (unsigned long long)rx_buf->dma_addr, len,
  467. (checksummed ? " [SUMMED]" : ""),
  468. (discard ? " [DISCARD]" : ""));
  469. /* Discard packet, if instructed to do so */
  470. if (unlikely(discard)) {
  471. if (unlikely(leak_packet))
  472. channel->n_skbuff_leaks++;
  473. else
  474. efx_recycle_rx_buffer(channel, rx_buf);
  475. /* Don't hold off the previous receive */
  476. rx_buf = NULL;
  477. goto out;
  478. }
  479. /* Release card resources - assumes all RX buffers consumed in-order
  480. * per RX queue
  481. */
  482. efx_unmap_rx_buffer(efx, rx_buf);
  483. /* Prefetch nice and early so data will (hopefully) be in cache by
  484. * the time we look at it.
  485. */
  486. prefetch(efx_rx_buf_eh(efx, rx_buf));
  487. /* Pipeline receives so that we give time for packet headers to be
  488. * prefetched into cache.
  489. */
  490. rx_buf->len = len - efx->type->rx_buffer_hash_size;
  491. out:
  492. if (channel->rx_pkt)
  493. __efx_rx_packet(channel,
  494. channel->rx_pkt, channel->rx_pkt_csummed);
  495. channel->rx_pkt = rx_buf;
  496. channel->rx_pkt_csummed = checksummed;
  497. }
  498. /* Handle a received packet. Second half: Touches packet payload. */
  499. void __efx_rx_packet(struct efx_channel *channel,
  500. struct efx_rx_buffer *rx_buf, bool checksummed)
  501. {
  502. struct efx_nic *efx = channel->efx;
  503. struct sk_buff *skb;
  504. u8 *eh = efx_rx_buf_eh(efx, rx_buf);
  505. /* If we're in loopback test, then pass the packet directly to the
  506. * loopback layer, and free the rx_buf here
  507. */
  508. if (unlikely(efx->loopback_selftest)) {
  509. efx_loopback_rx_packet(efx, eh, rx_buf->len);
  510. efx_free_rx_buffer(efx, rx_buf);
  511. return;
  512. }
  513. if (!rx_buf->is_page) {
  514. skb = rx_buf->u.skb;
  515. prefetch(skb_shinfo(skb));
  516. skb_reserve(skb, efx->type->rx_buffer_hash_size);
  517. skb_put(skb, rx_buf->len);
  518. if (efx->net_dev->features & NETIF_F_RXHASH)
  519. skb->rxhash = efx_rx_buf_hash(eh);
  520. /* Move past the ethernet header. rx_buf->data still points
  521. * at the ethernet header */
  522. skb->protocol = eth_type_trans(skb, efx->net_dev);
  523. skb_record_rx_queue(skb, channel->channel);
  524. }
  525. if (unlikely(!(efx->net_dev->features & NETIF_F_RXCSUM)))
  526. checksummed = false;
  527. if (likely(checksummed || rx_buf->is_page)) {
  528. efx_rx_packet_gro(channel, rx_buf, eh, checksummed);
  529. return;
  530. }
  531. /* We now own the SKB */
  532. skb = rx_buf->u.skb;
  533. rx_buf->u.skb = NULL;
  534. /* Set the SKB flags */
  535. skb_checksum_none_assert(skb);
  536. /* Pass the packet up */
  537. netif_receive_skb(skb);
  538. /* Update allocation strategy method */
  539. channel->rx_alloc_level += RX_ALLOC_FACTOR_SKB;
  540. }
  541. void efx_rx_strategy(struct efx_channel *channel)
  542. {
  543. enum efx_rx_alloc_method method = rx_alloc_method;
  544. /* Only makes sense to use page based allocation if GRO is enabled */
  545. if (!(channel->efx->net_dev->features & NETIF_F_GRO)) {
  546. method = RX_ALLOC_METHOD_SKB;
  547. } else if (method == RX_ALLOC_METHOD_AUTO) {
  548. /* Constrain the rx_alloc_level */
  549. if (channel->rx_alloc_level < 0)
  550. channel->rx_alloc_level = 0;
  551. else if (channel->rx_alloc_level > RX_ALLOC_LEVEL_MAX)
  552. channel->rx_alloc_level = RX_ALLOC_LEVEL_MAX;
  553. /* Decide on the allocation method */
  554. method = ((channel->rx_alloc_level > RX_ALLOC_LEVEL_GRO) ?
  555. RX_ALLOC_METHOD_PAGE : RX_ALLOC_METHOD_SKB);
  556. }
  557. /* Push the option */
  558. channel->rx_alloc_push_pages = (method == RX_ALLOC_METHOD_PAGE);
  559. }
  560. int efx_probe_rx_queue(struct efx_rx_queue *rx_queue)
  561. {
  562. struct efx_nic *efx = rx_queue->efx;
  563. unsigned int entries;
  564. int rc;
  565. /* Create the smallest power-of-two aligned ring */
  566. entries = max(roundup_pow_of_two(efx->rxq_entries), EFX_MIN_DMAQ_SIZE);
  567. EFX_BUG_ON_PARANOID(entries > EFX_MAX_DMAQ_SIZE);
  568. rx_queue->ptr_mask = entries - 1;
  569. netif_dbg(efx, probe, efx->net_dev,
  570. "creating RX queue %d size %#x mask %#x\n",
  571. efx_rx_queue_index(rx_queue), efx->rxq_entries,
  572. rx_queue->ptr_mask);
  573. /* Allocate RX buffers */
  574. rx_queue->buffer = kzalloc(entries * sizeof(*rx_queue->buffer),
  575. GFP_KERNEL);
  576. if (!rx_queue->buffer)
  577. return -ENOMEM;
  578. rc = efx_nic_probe_rx(rx_queue);
  579. if (rc) {
  580. kfree(rx_queue->buffer);
  581. rx_queue->buffer = NULL;
  582. }
  583. return rc;
  584. }
  585. void efx_init_rx_queue(struct efx_rx_queue *rx_queue)
  586. {
  587. struct efx_nic *efx = rx_queue->efx;
  588. unsigned int max_fill, trigger, limit;
  589. netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
  590. "initialising RX queue %d\n", efx_rx_queue_index(rx_queue));
  591. /* Initialise ptr fields */
  592. rx_queue->added_count = 0;
  593. rx_queue->notified_count = 0;
  594. rx_queue->removed_count = 0;
  595. rx_queue->min_fill = -1U;
  596. /* Initialise limit fields */
  597. max_fill = efx->rxq_entries - EFX_RXD_HEAD_ROOM;
  598. trigger = max_fill * min(rx_refill_threshold, 100U) / 100U;
  599. limit = max_fill * min(rx_refill_limit, 100U) / 100U;
  600. rx_queue->max_fill = max_fill;
  601. rx_queue->fast_fill_trigger = trigger;
  602. rx_queue->fast_fill_limit = limit;
  603. /* Set up RX descriptor ring */
  604. efx_nic_init_rx(rx_queue);
  605. }
  606. void efx_fini_rx_queue(struct efx_rx_queue *rx_queue)
  607. {
  608. int i;
  609. struct efx_rx_buffer *rx_buf;
  610. netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
  611. "shutting down RX queue %d\n", efx_rx_queue_index(rx_queue));
  612. del_timer_sync(&rx_queue->slow_fill);
  613. efx_nic_fini_rx(rx_queue);
  614. /* Release RX buffers NB start at index 0 not current HW ptr */
  615. if (rx_queue->buffer) {
  616. for (i = 0; i <= rx_queue->ptr_mask; i++) {
  617. rx_buf = efx_rx_buffer(rx_queue, i);
  618. efx_fini_rx_buffer(rx_queue, rx_buf);
  619. }
  620. }
  621. }
  622. void efx_remove_rx_queue(struct efx_rx_queue *rx_queue)
  623. {
  624. netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
  625. "destroying RX queue %d\n", efx_rx_queue_index(rx_queue));
  626. efx_nic_remove_rx(rx_queue);
  627. kfree(rx_queue->buffer);
  628. rx_queue->buffer = NULL;
  629. }
  630. module_param(rx_alloc_method, int, 0644);
  631. MODULE_PARM_DESC(rx_alloc_method, "Allocation method used for RX buffers");
  632. module_param(rx_refill_threshold, uint, 0444);
  633. MODULE_PARM_DESC(rx_refill_threshold,
  634. "RX descriptor ring fast/slow fill threshold (%)");