radeon_irq_kms.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. /*
  2. * Copyright 2008 Advanced Micro Devices, Inc.
  3. * Copyright 2008 Red Hat Inc.
  4. * Copyright 2009 Jerome Glisse.
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a
  7. * copy of this software and associated documentation files (the "Software"),
  8. * to deal in the Software without restriction, including without limitation
  9. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10. * and/or sell copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  20. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  21. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  22. * OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors: Dave Airlie
  25. * Alex Deucher
  26. * Jerome Glisse
  27. */
  28. #include "drmP.h"
  29. #include "drm_crtc_helper.h"
  30. #include "radeon_drm.h"
  31. #include "radeon_reg.h"
  32. #include "radeon.h"
  33. #include "atom.h"
  34. irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS)
  35. {
  36. struct drm_device *dev = (struct drm_device *) arg;
  37. struct radeon_device *rdev = dev->dev_private;
  38. return radeon_irq_process(rdev);
  39. }
  40. /*
  41. * Handle hotplug events outside the interrupt handler proper.
  42. */
  43. static void radeon_hotplug_work_func(struct work_struct *work)
  44. {
  45. struct radeon_device *rdev = container_of(work, struct radeon_device,
  46. hotplug_work);
  47. struct drm_device *dev = rdev->ddev;
  48. struct drm_mode_config *mode_config = &dev->mode_config;
  49. struct drm_connector *connector;
  50. if (mode_config->num_connector) {
  51. list_for_each_entry(connector, &mode_config->connector_list, head)
  52. radeon_connector_hotplug(connector);
  53. }
  54. /* Just fire off a uevent and let userspace tell us what to do */
  55. drm_helper_hpd_irq_event(dev);
  56. }
  57. void radeon_driver_irq_preinstall_kms(struct drm_device *dev)
  58. {
  59. struct radeon_device *rdev = dev->dev_private;
  60. unsigned i;
  61. /* Disable *all* interrupts */
  62. rdev->irq.sw_int = false;
  63. rdev->irq.gui_idle = false;
  64. for (i = 0; i < rdev->num_crtc; i++)
  65. rdev->irq.crtc_vblank_int[i] = false;
  66. for (i = 0; i < 6; i++) {
  67. rdev->irq.hpd[i] = false;
  68. rdev->irq.pflip[i] = false;
  69. }
  70. radeon_irq_set(rdev);
  71. /* Clear bits */
  72. radeon_irq_process(rdev);
  73. }
  74. int radeon_driver_irq_postinstall_kms(struct drm_device *dev)
  75. {
  76. struct radeon_device *rdev = dev->dev_private;
  77. dev->max_vblank_count = 0x001fffff;
  78. rdev->irq.sw_int = true;
  79. radeon_irq_set(rdev);
  80. return 0;
  81. }
  82. void radeon_driver_irq_uninstall_kms(struct drm_device *dev)
  83. {
  84. struct radeon_device *rdev = dev->dev_private;
  85. unsigned i;
  86. if (rdev == NULL) {
  87. return;
  88. }
  89. /* Disable *all* interrupts */
  90. rdev->irq.sw_int = false;
  91. rdev->irq.gui_idle = false;
  92. for (i = 0; i < rdev->num_crtc; i++)
  93. rdev->irq.crtc_vblank_int[i] = false;
  94. for (i = 0; i < 6; i++) {
  95. rdev->irq.hpd[i] = false;
  96. rdev->irq.pflip[i] = false;
  97. }
  98. radeon_irq_set(rdev);
  99. }
  100. int radeon_irq_kms_init(struct radeon_device *rdev)
  101. {
  102. int i;
  103. int r = 0;
  104. INIT_WORK(&rdev->hotplug_work, radeon_hotplug_work_func);
  105. spin_lock_init(&rdev->irq.sw_lock);
  106. for (i = 0; i < rdev->num_crtc; i++)
  107. spin_lock_init(&rdev->irq.pflip_lock[i]);
  108. r = drm_vblank_init(rdev->ddev, rdev->num_crtc);
  109. if (r) {
  110. return r;
  111. }
  112. /* enable msi */
  113. rdev->msi_enabled = 0;
  114. /* MSIs don't seem to work reliably on all IGP
  115. * chips. Disable MSI on them for now.
  116. */
  117. if ((rdev->family >= CHIP_RV380) &&
  118. ((!(rdev->flags & RADEON_IS_IGP)) || (rdev->family >= CHIP_PALM)) &&
  119. (!(rdev->flags & RADEON_IS_AGP))) {
  120. int ret = pci_enable_msi(rdev->pdev);
  121. if (!ret) {
  122. rdev->msi_enabled = 1;
  123. dev_info(rdev->dev, "radeon: using MSI.\n");
  124. }
  125. }
  126. rdev->irq.installed = true;
  127. r = drm_irq_install(rdev->ddev);
  128. if (r) {
  129. rdev->irq.installed = false;
  130. return r;
  131. }
  132. DRM_INFO("radeon: irq initialized.\n");
  133. return 0;
  134. }
  135. void radeon_irq_kms_fini(struct radeon_device *rdev)
  136. {
  137. drm_vblank_cleanup(rdev->ddev);
  138. if (rdev->irq.installed) {
  139. drm_irq_uninstall(rdev->ddev);
  140. rdev->irq.installed = false;
  141. if (rdev->msi_enabled)
  142. pci_disable_msi(rdev->pdev);
  143. }
  144. flush_work_sync(&rdev->hotplug_work);
  145. }
  146. void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev)
  147. {
  148. unsigned long irqflags;
  149. spin_lock_irqsave(&rdev->irq.sw_lock, irqflags);
  150. if (rdev->ddev->irq_enabled && (++rdev->irq.sw_refcount == 1)) {
  151. rdev->irq.sw_int = true;
  152. radeon_irq_set(rdev);
  153. }
  154. spin_unlock_irqrestore(&rdev->irq.sw_lock, irqflags);
  155. }
  156. void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev)
  157. {
  158. unsigned long irqflags;
  159. spin_lock_irqsave(&rdev->irq.sw_lock, irqflags);
  160. BUG_ON(rdev->ddev->irq_enabled && rdev->irq.sw_refcount <= 0);
  161. if (rdev->ddev->irq_enabled && (--rdev->irq.sw_refcount == 0)) {
  162. rdev->irq.sw_int = false;
  163. radeon_irq_set(rdev);
  164. }
  165. spin_unlock_irqrestore(&rdev->irq.sw_lock, irqflags);
  166. }
  167. void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc)
  168. {
  169. unsigned long irqflags;
  170. if (crtc < 0 || crtc >= rdev->num_crtc)
  171. return;
  172. spin_lock_irqsave(&rdev->irq.pflip_lock[crtc], irqflags);
  173. if (rdev->ddev->irq_enabled && (++rdev->irq.pflip_refcount[crtc] == 1)) {
  174. rdev->irq.pflip[crtc] = true;
  175. radeon_irq_set(rdev);
  176. }
  177. spin_unlock_irqrestore(&rdev->irq.pflip_lock[crtc], irqflags);
  178. }
  179. void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc)
  180. {
  181. unsigned long irqflags;
  182. if (crtc < 0 || crtc >= rdev->num_crtc)
  183. return;
  184. spin_lock_irqsave(&rdev->irq.pflip_lock[crtc], irqflags);
  185. BUG_ON(rdev->ddev->irq_enabled && rdev->irq.pflip_refcount[crtc] <= 0);
  186. if (rdev->ddev->irq_enabled && (--rdev->irq.pflip_refcount[crtc] == 0)) {
  187. rdev->irq.pflip[crtc] = false;
  188. radeon_irq_set(rdev);
  189. }
  190. spin_unlock_irqrestore(&rdev->irq.pflip_lock[crtc], irqflags);
  191. }