nouveau_drv.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490
  1. /*
  2. * Copyright 2005 Stephane Marchesin.
  3. * All Rights Reserved.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
  20. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  21. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  22. * OTHER DEALINGS IN THE SOFTWARE.
  23. */
  24. #include <linux/console.h>
  25. #include "drmP.h"
  26. #include "drm.h"
  27. #include "drm_crtc_helper.h"
  28. #include "nouveau_drv.h"
  29. #include "nouveau_hw.h"
  30. #include "nouveau_fb.h"
  31. #include "nouveau_fbcon.h"
  32. #include "nouveau_pm.h"
  33. #include "nv50_display.h"
  34. #include "drm_pciids.h"
  35. MODULE_PARM_DESC(agpmode, "AGP mode (0 to disable AGP)");
  36. int nouveau_agpmode = -1;
  37. module_param_named(agpmode, nouveau_agpmode, int, 0400);
  38. MODULE_PARM_DESC(modeset, "Enable kernel modesetting");
  39. static int nouveau_modeset = -1; /* kms */
  40. module_param_named(modeset, nouveau_modeset, int, 0400);
  41. MODULE_PARM_DESC(vbios, "Override default VBIOS location");
  42. char *nouveau_vbios;
  43. module_param_named(vbios, nouveau_vbios, charp, 0400);
  44. MODULE_PARM_DESC(vram_pushbuf, "Force DMA push buffers to be in VRAM");
  45. int nouveau_vram_pushbuf;
  46. module_param_named(vram_pushbuf, nouveau_vram_pushbuf, int, 0400);
  47. MODULE_PARM_DESC(vram_notify, "Force DMA notifiers to be in VRAM");
  48. int nouveau_vram_notify = 0;
  49. module_param_named(vram_notify, nouveau_vram_notify, int, 0400);
  50. MODULE_PARM_DESC(duallink, "Allow dual-link TMDS (>=GeForce 8)");
  51. int nouveau_duallink = 1;
  52. module_param_named(duallink, nouveau_duallink, int, 0400);
  53. MODULE_PARM_DESC(uscript_lvds, "LVDS output script table ID (>=GeForce 8)");
  54. int nouveau_uscript_lvds = -1;
  55. module_param_named(uscript_lvds, nouveau_uscript_lvds, int, 0400);
  56. MODULE_PARM_DESC(uscript_tmds, "TMDS output script table ID (>=GeForce 8)");
  57. int nouveau_uscript_tmds = -1;
  58. module_param_named(uscript_tmds, nouveau_uscript_tmds, int, 0400);
  59. MODULE_PARM_DESC(ignorelid, "Ignore ACPI lid status");
  60. int nouveau_ignorelid = 0;
  61. module_param_named(ignorelid, nouveau_ignorelid, int, 0400);
  62. MODULE_PARM_DESC(noaccel, "Disable all acceleration");
  63. int nouveau_noaccel = -1;
  64. module_param_named(noaccel, nouveau_noaccel, int, 0400);
  65. MODULE_PARM_DESC(nofbaccel, "Disable fbcon acceleration");
  66. int nouveau_nofbaccel = 0;
  67. module_param_named(nofbaccel, nouveau_nofbaccel, int, 0400);
  68. MODULE_PARM_DESC(force_post, "Force POST");
  69. int nouveau_force_post = 0;
  70. module_param_named(force_post, nouveau_force_post, int, 0400);
  71. MODULE_PARM_DESC(override_conntype, "Ignore DCB connector type");
  72. int nouveau_override_conntype = 0;
  73. module_param_named(override_conntype, nouveau_override_conntype, int, 0400);
  74. MODULE_PARM_DESC(tv_disable, "Disable TV-out detection\n");
  75. int nouveau_tv_disable = 0;
  76. module_param_named(tv_disable, nouveau_tv_disable, int, 0400);
  77. MODULE_PARM_DESC(tv_norm, "Default TV norm.\n"
  78. "\t\tSupported: PAL, PAL-M, PAL-N, PAL-Nc, NTSC-M, NTSC-J,\n"
  79. "\t\t\thd480i, hd480p, hd576i, hd576p, hd720p, hd1080i.\n"
  80. "\t\tDefault: PAL\n"
  81. "\t\t*NOTE* Ignored for cards with external TV encoders.");
  82. char *nouveau_tv_norm;
  83. module_param_named(tv_norm, nouveau_tv_norm, charp, 0400);
  84. MODULE_PARM_DESC(reg_debug, "Register access debug bitmask:\n"
  85. "\t\t0x1 mc, 0x2 video, 0x4 fb, 0x8 extdev,\n"
  86. "\t\t0x10 crtc, 0x20 ramdac, 0x40 vgacrtc, 0x80 rmvio,\n"
  87. "\t\t0x100 vgaattr, 0x200 EVO (G80+). ");
  88. int nouveau_reg_debug;
  89. module_param_named(reg_debug, nouveau_reg_debug, int, 0600);
  90. MODULE_PARM_DESC(perflvl, "Performance level (default: boot)\n");
  91. char *nouveau_perflvl;
  92. module_param_named(perflvl, nouveau_perflvl, charp, 0400);
  93. MODULE_PARM_DESC(perflvl_wr, "Allow perflvl changes (warning: dangerous!)\n");
  94. int nouveau_perflvl_wr;
  95. module_param_named(perflvl_wr, nouveau_perflvl_wr, int, 0400);
  96. MODULE_PARM_DESC(msi, "Enable MSI (default: off)\n");
  97. int nouveau_msi;
  98. module_param_named(msi, nouveau_msi, int, 0400);
  99. MODULE_PARM_DESC(ctxfw, "Use external HUB/GPC ucode (fermi)\n");
  100. int nouveau_ctxfw;
  101. module_param_named(ctxfw, nouveau_ctxfw, int, 0400);
  102. int nouveau_fbpercrtc;
  103. #if 0
  104. module_param_named(fbpercrtc, nouveau_fbpercrtc, int, 0400);
  105. #endif
  106. static struct pci_device_id pciidlist[] = {
  107. {
  108. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
  109. .class = PCI_BASE_CLASS_DISPLAY << 16,
  110. .class_mask = 0xff << 16,
  111. },
  112. {
  113. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
  114. .class = PCI_BASE_CLASS_DISPLAY << 16,
  115. .class_mask = 0xff << 16,
  116. },
  117. {}
  118. };
  119. MODULE_DEVICE_TABLE(pci, pciidlist);
  120. static struct drm_driver driver;
  121. static int __devinit
  122. nouveau_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  123. {
  124. return drm_get_pci_dev(pdev, ent, &driver);
  125. }
  126. static void
  127. nouveau_pci_remove(struct pci_dev *pdev)
  128. {
  129. struct drm_device *dev = pci_get_drvdata(pdev);
  130. drm_put_dev(dev);
  131. }
  132. int
  133. nouveau_pci_suspend(struct pci_dev *pdev, pm_message_t pm_state)
  134. {
  135. struct drm_device *dev = pci_get_drvdata(pdev);
  136. struct drm_nouveau_private *dev_priv = dev->dev_private;
  137. struct nouveau_instmem_engine *pinstmem = &dev_priv->engine.instmem;
  138. struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
  139. struct nouveau_channel *chan;
  140. struct drm_crtc *crtc;
  141. int ret, i, e;
  142. if (pm_state.event == PM_EVENT_PRETHAW)
  143. return 0;
  144. if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  145. return 0;
  146. NV_INFO(dev, "Disabling fbcon acceleration...\n");
  147. nouveau_fbcon_save_disable_accel(dev);
  148. NV_INFO(dev, "Unpinning framebuffer(s)...\n");
  149. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  150. struct nouveau_framebuffer *nouveau_fb;
  151. nouveau_fb = nouveau_framebuffer(crtc->fb);
  152. if (!nouveau_fb || !nouveau_fb->nvbo)
  153. continue;
  154. nouveau_bo_unpin(nouveau_fb->nvbo);
  155. }
  156. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  157. struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
  158. nouveau_bo_unmap(nv_crtc->cursor.nvbo);
  159. nouveau_bo_unpin(nv_crtc->cursor.nvbo);
  160. }
  161. NV_INFO(dev, "Evicting buffers...\n");
  162. ttm_bo_evict_mm(&dev_priv->ttm.bdev, TTM_PL_VRAM);
  163. NV_INFO(dev, "Idling channels...\n");
  164. for (i = 0; i < pfifo->channels; i++) {
  165. chan = dev_priv->channels.ptr[i];
  166. if (chan && chan->pushbuf_bo)
  167. nouveau_channel_idle(chan);
  168. }
  169. pfifo->reassign(dev, false);
  170. pfifo->disable(dev);
  171. pfifo->unload_context(dev);
  172. for (e = NVOBJ_ENGINE_NR - 1; e >= 0; e--) {
  173. if (!dev_priv->eng[e])
  174. continue;
  175. ret = dev_priv->eng[e]->fini(dev, e, true);
  176. if (ret) {
  177. NV_ERROR(dev, "... engine %d failed: %d\n", i, ret);
  178. goto out_abort;
  179. }
  180. }
  181. ret = pinstmem->suspend(dev);
  182. if (ret) {
  183. NV_ERROR(dev, "... failed: %d\n", ret);
  184. goto out_abort;
  185. }
  186. NV_INFO(dev, "Suspending GPU objects...\n");
  187. ret = nouveau_gpuobj_suspend(dev);
  188. if (ret) {
  189. NV_ERROR(dev, "... failed: %d\n", ret);
  190. pinstmem->resume(dev);
  191. goto out_abort;
  192. }
  193. NV_INFO(dev, "And we're gone!\n");
  194. pci_save_state(pdev);
  195. if (pm_state.event == PM_EVENT_SUSPEND) {
  196. pci_disable_device(pdev);
  197. pci_set_power_state(pdev, PCI_D3hot);
  198. }
  199. console_lock();
  200. nouveau_fbcon_set_suspend(dev, 1);
  201. console_unlock();
  202. nouveau_fbcon_restore_accel(dev);
  203. return 0;
  204. out_abort:
  205. NV_INFO(dev, "Re-enabling acceleration..\n");
  206. for (e = e + 1; e < NVOBJ_ENGINE_NR; e++) {
  207. if (dev_priv->eng[e])
  208. dev_priv->eng[e]->init(dev, e);
  209. }
  210. pfifo->enable(dev);
  211. pfifo->reassign(dev, true);
  212. return ret;
  213. }
  214. int
  215. nouveau_pci_resume(struct pci_dev *pdev)
  216. {
  217. struct drm_device *dev = pci_get_drvdata(pdev);
  218. struct drm_nouveau_private *dev_priv = dev->dev_private;
  219. struct nouveau_engine *engine = &dev_priv->engine;
  220. struct drm_crtc *crtc;
  221. int ret, i;
  222. if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  223. return 0;
  224. nouveau_fbcon_save_disable_accel(dev);
  225. NV_INFO(dev, "We're back, enabling device...\n");
  226. pci_set_power_state(pdev, PCI_D0);
  227. pci_restore_state(pdev);
  228. if (pci_enable_device(pdev))
  229. return -1;
  230. pci_set_master(dev->pdev);
  231. /* Make sure the AGP controller is in a consistent state */
  232. if (dev_priv->gart_info.type == NOUVEAU_GART_AGP)
  233. nouveau_mem_reset_agp(dev);
  234. /* Make the CRTCs accessible */
  235. engine->display.early_init(dev);
  236. NV_INFO(dev, "POSTing device...\n");
  237. ret = nouveau_run_vbios_init(dev);
  238. if (ret)
  239. return ret;
  240. nouveau_pm_resume(dev);
  241. if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) {
  242. ret = nouveau_mem_init_agp(dev);
  243. if (ret) {
  244. NV_ERROR(dev, "error reinitialising AGP: %d\n", ret);
  245. return ret;
  246. }
  247. }
  248. NV_INFO(dev, "Restoring GPU objects...\n");
  249. nouveau_gpuobj_resume(dev);
  250. NV_INFO(dev, "Reinitialising engines...\n");
  251. engine->instmem.resume(dev);
  252. engine->mc.init(dev);
  253. engine->timer.init(dev);
  254. engine->fb.init(dev);
  255. for (i = 0; i < NVOBJ_ENGINE_NR; i++) {
  256. if (dev_priv->eng[i])
  257. dev_priv->eng[i]->init(dev, i);
  258. }
  259. engine->fifo.init(dev);
  260. nouveau_irq_postinstall(dev);
  261. /* Re-write SKIPS, they'll have been lost over the suspend */
  262. if (nouveau_vram_pushbuf) {
  263. struct nouveau_channel *chan;
  264. int j;
  265. for (i = 0; i < dev_priv->engine.fifo.channels; i++) {
  266. chan = dev_priv->channels.ptr[i];
  267. if (!chan || !chan->pushbuf_bo)
  268. continue;
  269. for (j = 0; j < NOUVEAU_DMA_SKIPS; j++)
  270. nouveau_bo_wr32(chan->pushbuf_bo, i, 0);
  271. }
  272. }
  273. NV_INFO(dev, "Restoring mode...\n");
  274. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  275. struct nouveau_framebuffer *nouveau_fb;
  276. nouveau_fb = nouveau_framebuffer(crtc->fb);
  277. if (!nouveau_fb || !nouveau_fb->nvbo)
  278. continue;
  279. nouveau_bo_pin(nouveau_fb->nvbo, TTM_PL_FLAG_VRAM);
  280. }
  281. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  282. struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
  283. ret = nouveau_bo_pin(nv_crtc->cursor.nvbo, TTM_PL_FLAG_VRAM);
  284. if (!ret)
  285. ret = nouveau_bo_map(nv_crtc->cursor.nvbo);
  286. if (ret)
  287. NV_ERROR(dev, "Could not pin/map cursor.\n");
  288. }
  289. engine->display.init(dev);
  290. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  291. struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
  292. u32 offset = nv_crtc->cursor.nvbo->bo.offset;
  293. nv_crtc->cursor.set_offset(nv_crtc, offset);
  294. nv_crtc->cursor.set_pos(nv_crtc, nv_crtc->cursor_saved_x,
  295. nv_crtc->cursor_saved_y);
  296. }
  297. /* Force CLUT to get re-loaded during modeset */
  298. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  299. struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
  300. nv_crtc->lut.depth = 0;
  301. }
  302. console_lock();
  303. nouveau_fbcon_set_suspend(dev, 0);
  304. console_unlock();
  305. nouveau_fbcon_zfill_all(dev);
  306. drm_helper_resume_force_mode(dev);
  307. nouveau_fbcon_restore_accel(dev);
  308. return 0;
  309. }
  310. static struct drm_driver driver = {
  311. .driver_features =
  312. DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
  313. DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM |
  314. DRIVER_MODESET,
  315. .load = nouveau_load,
  316. .firstopen = nouveau_firstopen,
  317. .lastclose = nouveau_lastclose,
  318. .unload = nouveau_unload,
  319. .open = nouveau_open,
  320. .preclose = nouveau_preclose,
  321. .postclose = nouveau_postclose,
  322. #if defined(CONFIG_DRM_NOUVEAU_DEBUG)
  323. .debugfs_init = nouveau_debugfs_init,
  324. .debugfs_cleanup = nouveau_debugfs_takedown,
  325. #endif
  326. .irq_preinstall = nouveau_irq_preinstall,
  327. .irq_postinstall = nouveau_irq_postinstall,
  328. .irq_uninstall = nouveau_irq_uninstall,
  329. .irq_handler = nouveau_irq_handler,
  330. .get_vblank_counter = drm_vblank_count,
  331. .enable_vblank = nouveau_vblank_enable,
  332. .disable_vblank = nouveau_vblank_disable,
  333. .reclaim_buffers = drm_core_reclaim_buffers,
  334. .ioctls = nouveau_ioctls,
  335. .fops = {
  336. .owner = THIS_MODULE,
  337. .open = drm_open,
  338. .release = drm_release,
  339. .unlocked_ioctl = drm_ioctl,
  340. .mmap = nouveau_ttm_mmap,
  341. .poll = drm_poll,
  342. .fasync = drm_fasync,
  343. .read = drm_read,
  344. #if defined(CONFIG_COMPAT)
  345. .compat_ioctl = nouveau_compat_ioctl,
  346. #endif
  347. .llseek = noop_llseek,
  348. },
  349. .gem_init_object = nouveau_gem_object_new,
  350. .gem_free_object = nouveau_gem_object_del,
  351. .gem_open_object = nouveau_gem_object_open,
  352. .gem_close_object = nouveau_gem_object_close,
  353. .name = DRIVER_NAME,
  354. .desc = DRIVER_DESC,
  355. #ifdef GIT_REVISION
  356. .date = GIT_REVISION,
  357. #else
  358. .date = DRIVER_DATE,
  359. #endif
  360. .major = DRIVER_MAJOR,
  361. .minor = DRIVER_MINOR,
  362. .patchlevel = DRIVER_PATCHLEVEL,
  363. };
  364. static struct pci_driver nouveau_pci_driver = {
  365. .name = DRIVER_NAME,
  366. .id_table = pciidlist,
  367. .probe = nouveau_pci_probe,
  368. .remove = nouveau_pci_remove,
  369. .suspend = nouveau_pci_suspend,
  370. .resume = nouveau_pci_resume
  371. };
  372. static int __init nouveau_init(void)
  373. {
  374. driver.num_ioctls = nouveau_max_ioctl;
  375. if (nouveau_modeset == -1) {
  376. #ifdef CONFIG_VGA_CONSOLE
  377. if (vgacon_text_force())
  378. nouveau_modeset = 0;
  379. else
  380. #endif
  381. nouveau_modeset = 1;
  382. }
  383. if (!nouveau_modeset)
  384. return 0;
  385. nouveau_register_dsm_handler();
  386. return drm_pci_init(&driver, &nouveau_pci_driver);
  387. }
  388. static void __exit nouveau_exit(void)
  389. {
  390. if (!nouveau_modeset)
  391. return;
  392. drm_pci_exit(&driver, &nouveau_pci_driver);
  393. nouveau_unregister_dsm_handler();
  394. }
  395. module_init(nouveau_init);
  396. module_exit(nouveau_exit);
  397. MODULE_AUTHOR(DRIVER_AUTHOR);
  398. MODULE_DESCRIPTION(DRIVER_DESC);
  399. MODULE_LICENSE("GPL and additional rights");