prm.h 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. /*
  2. * OMAP2/3/4 Power/Reset Management (PRM) bitfield definitions
  3. *
  4. * Copyright (C) 2007-2009 Texas Instruments, Inc.
  5. * Copyright (C) 2010 Nokia Corporation
  6. *
  7. * Paul Walmsley
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
  14. #define __ARCH_ARM_MACH_OMAP2_PRM_H
  15. #include "prcm-common.h"
  16. /*
  17. * 24XX: PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP
  18. *
  19. * 2430: PM_PWSTST_MDM
  20. *
  21. * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
  22. * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
  23. * PM_PWSTST_NEON
  24. */
  25. #define OMAP_INTRANSITION_MASK (1 << 20)
  26. /*
  27. * 24XX: PM_PWSTST_GFX, PM_PWSTST_DSP
  28. *
  29. * 2430: PM_PWSTST_MDM
  30. *
  31. * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
  32. * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
  33. * PM_PWSTST_NEON
  34. */
  35. #define OMAP_POWERSTATEST_SHIFT 0
  36. #define OMAP_POWERSTATEST_MASK (0x3 << 0)
  37. /*
  38. * 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
  39. * PM_PWSTCTRL_DSP, PM_PWSTST_MPU
  40. *
  41. * 2430: PM_PWSTCTRL_MDM shared bits
  42. *
  43. * 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE,
  44. * PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
  45. * PM_PWSTCTRL_NEON shared bits
  46. */
  47. #define OMAP_POWERSTATE_SHIFT 0
  48. #define OMAP_POWERSTATE_MASK (0x3 << 0)
  49. #endif