qeth_core_main.c 152 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612
  1. /*
  2. * Copyright IBM Corp. 2007, 2009
  3. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  4. * Frank Pavlic <fpavlic@de.ibm.com>,
  5. * Thomas Spatzier <tspat@de.ibm.com>,
  6. * Frank Blaschka <frank.blaschka@de.ibm.com>
  7. */
  8. #define KMSG_COMPONENT "qeth"
  9. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/tcp.h>
  17. #include <linux/mii.h>
  18. #include <linux/kthread.h>
  19. #include <linux/slab.h>
  20. #include <net/iucv/af_iucv.h>
  21. #include <asm/ebcdic.h>
  22. #include <asm/io.h>
  23. #include <asm/sysinfo.h>
  24. #include <asm/compat.h>
  25. #include "qeth_core.h"
  26. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  27. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  28. /* N P A M L V H */
  29. [QETH_DBF_SETUP] = {"qeth_setup",
  30. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  31. [QETH_DBF_MSG] = {"qeth_msg",
  32. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  33. [QETH_DBF_CTRL] = {"qeth_control",
  34. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  35. };
  36. EXPORT_SYMBOL_GPL(qeth_dbf);
  37. struct qeth_card_list_struct qeth_core_card_list;
  38. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  39. struct kmem_cache *qeth_core_header_cache;
  40. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  41. static struct kmem_cache *qeth_qdio_outbuf_cache;
  42. static struct device *qeth_core_root_dev;
  43. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  44. static struct lock_class_key qdio_out_skb_queue_key;
  45. static struct mutex qeth_mod_mutex;
  46. static void qeth_send_control_data_cb(struct qeth_channel *,
  47. struct qeth_cmd_buffer *);
  48. static int qeth_issue_next_read(struct qeth_card *);
  49. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  50. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  51. static void qeth_free_buffer_pool(struct qeth_card *);
  52. static int qeth_qdio_establish(struct qeth_card *);
  53. static void qeth_free_qdio_buffers(struct qeth_card *);
  54. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  55. struct qeth_qdio_out_buffer *buf,
  56. enum iucv_tx_notify notification);
  57. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  58. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  59. struct qeth_qdio_out_buffer *buf,
  60. enum qeth_qdio_buffer_states newbufstate);
  61. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
  62. static inline const char *qeth_get_cardname(struct qeth_card *card)
  63. {
  64. if (card->info.guestlan) {
  65. switch (card->info.type) {
  66. case QETH_CARD_TYPE_OSD:
  67. return " Guest LAN QDIO";
  68. case QETH_CARD_TYPE_IQD:
  69. return " Guest LAN Hiper";
  70. case QETH_CARD_TYPE_OSM:
  71. return " Guest LAN QDIO - OSM";
  72. case QETH_CARD_TYPE_OSX:
  73. return " Guest LAN QDIO - OSX";
  74. default:
  75. return " unknown";
  76. }
  77. } else {
  78. switch (card->info.type) {
  79. case QETH_CARD_TYPE_OSD:
  80. return " OSD Express";
  81. case QETH_CARD_TYPE_IQD:
  82. return " HiperSockets";
  83. case QETH_CARD_TYPE_OSN:
  84. return " OSN QDIO";
  85. case QETH_CARD_TYPE_OSM:
  86. return " OSM QDIO";
  87. case QETH_CARD_TYPE_OSX:
  88. return " OSX QDIO";
  89. default:
  90. return " unknown";
  91. }
  92. }
  93. return " n/a";
  94. }
  95. /* max length to be returned: 14 */
  96. const char *qeth_get_cardname_short(struct qeth_card *card)
  97. {
  98. if (card->info.guestlan) {
  99. switch (card->info.type) {
  100. case QETH_CARD_TYPE_OSD:
  101. return "GuestLAN QDIO";
  102. case QETH_CARD_TYPE_IQD:
  103. return "GuestLAN Hiper";
  104. case QETH_CARD_TYPE_OSM:
  105. return "GuestLAN OSM";
  106. case QETH_CARD_TYPE_OSX:
  107. return "GuestLAN OSX";
  108. default:
  109. return "unknown";
  110. }
  111. } else {
  112. switch (card->info.type) {
  113. case QETH_CARD_TYPE_OSD:
  114. switch (card->info.link_type) {
  115. case QETH_LINK_TYPE_FAST_ETH:
  116. return "OSD_100";
  117. case QETH_LINK_TYPE_HSTR:
  118. return "HSTR";
  119. case QETH_LINK_TYPE_GBIT_ETH:
  120. return "OSD_1000";
  121. case QETH_LINK_TYPE_10GBIT_ETH:
  122. return "OSD_10GIG";
  123. case QETH_LINK_TYPE_LANE_ETH100:
  124. return "OSD_FE_LANE";
  125. case QETH_LINK_TYPE_LANE_TR:
  126. return "OSD_TR_LANE";
  127. case QETH_LINK_TYPE_LANE_ETH1000:
  128. return "OSD_GbE_LANE";
  129. case QETH_LINK_TYPE_LANE:
  130. return "OSD_ATM_LANE";
  131. default:
  132. return "OSD_Express";
  133. }
  134. case QETH_CARD_TYPE_IQD:
  135. return "HiperSockets";
  136. case QETH_CARD_TYPE_OSN:
  137. return "OSN";
  138. case QETH_CARD_TYPE_OSM:
  139. return "OSM_1000";
  140. case QETH_CARD_TYPE_OSX:
  141. return "OSX_10GIG";
  142. default:
  143. return "unknown";
  144. }
  145. }
  146. return "n/a";
  147. }
  148. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  149. int clear_start_mask)
  150. {
  151. unsigned long flags;
  152. spin_lock_irqsave(&card->thread_mask_lock, flags);
  153. card->thread_allowed_mask = threads;
  154. if (clear_start_mask)
  155. card->thread_start_mask &= threads;
  156. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  157. wake_up(&card->wait_q);
  158. }
  159. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  160. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  161. {
  162. unsigned long flags;
  163. int rc = 0;
  164. spin_lock_irqsave(&card->thread_mask_lock, flags);
  165. rc = (card->thread_running_mask & threads);
  166. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  167. return rc;
  168. }
  169. EXPORT_SYMBOL_GPL(qeth_threads_running);
  170. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  171. {
  172. return wait_event_interruptible(card->wait_q,
  173. qeth_threads_running(card, threads) == 0);
  174. }
  175. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  176. void qeth_clear_working_pool_list(struct qeth_card *card)
  177. {
  178. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  179. QETH_CARD_TEXT(card, 5, "clwrklst");
  180. list_for_each_entry_safe(pool_entry, tmp,
  181. &card->qdio.in_buf_pool.entry_list, list){
  182. list_del(&pool_entry->list);
  183. }
  184. }
  185. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  186. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  187. {
  188. struct qeth_buffer_pool_entry *pool_entry;
  189. void *ptr;
  190. int i, j;
  191. QETH_CARD_TEXT(card, 5, "alocpool");
  192. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  193. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  194. if (!pool_entry) {
  195. qeth_free_buffer_pool(card);
  196. return -ENOMEM;
  197. }
  198. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  199. ptr = (void *) __get_free_page(GFP_KERNEL);
  200. if (!ptr) {
  201. while (j > 0)
  202. free_page((unsigned long)
  203. pool_entry->elements[--j]);
  204. kfree(pool_entry);
  205. qeth_free_buffer_pool(card);
  206. return -ENOMEM;
  207. }
  208. pool_entry->elements[j] = ptr;
  209. }
  210. list_add(&pool_entry->init_list,
  211. &card->qdio.init_pool.entry_list);
  212. }
  213. return 0;
  214. }
  215. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  216. {
  217. QETH_CARD_TEXT(card, 2, "realcbp");
  218. if ((card->state != CARD_STATE_DOWN) &&
  219. (card->state != CARD_STATE_RECOVER))
  220. return -EPERM;
  221. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  222. qeth_clear_working_pool_list(card);
  223. qeth_free_buffer_pool(card);
  224. card->qdio.in_buf_pool.buf_count = bufcnt;
  225. card->qdio.init_pool.buf_count = bufcnt;
  226. return qeth_alloc_buffer_pool(card);
  227. }
  228. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  229. static inline int qeth_cq_init(struct qeth_card *card)
  230. {
  231. int rc;
  232. if (card->options.cq == QETH_CQ_ENABLED) {
  233. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  234. memset(card->qdio.c_q->qdio_bufs, 0,
  235. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  236. card->qdio.c_q->next_buf_to_init = 127;
  237. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  238. card->qdio.no_in_queues - 1, 0,
  239. 127);
  240. if (rc) {
  241. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  242. goto out;
  243. }
  244. }
  245. rc = 0;
  246. out:
  247. return rc;
  248. }
  249. static inline int qeth_alloc_cq(struct qeth_card *card)
  250. {
  251. int rc;
  252. if (card->options.cq == QETH_CQ_ENABLED) {
  253. int i;
  254. struct qdio_outbuf_state *outbuf_states;
  255. QETH_DBF_TEXT(SETUP, 2, "cqon");
  256. card->qdio.c_q = kzalloc(sizeof(struct qeth_qdio_q),
  257. GFP_KERNEL);
  258. if (!card->qdio.c_q) {
  259. rc = -1;
  260. goto kmsg_out;
  261. }
  262. QETH_DBF_HEX(SETUP, 2, &card->qdio.c_q, sizeof(void *));
  263. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  264. card->qdio.c_q->bufs[i].buffer =
  265. &card->qdio.c_q->qdio_bufs[i];
  266. }
  267. card->qdio.no_in_queues = 2;
  268. card->qdio.out_bufstates = (struct qdio_outbuf_state *)
  269. kzalloc(card->qdio.no_out_queues *
  270. QDIO_MAX_BUFFERS_PER_Q *
  271. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  272. outbuf_states = card->qdio.out_bufstates;
  273. if (outbuf_states == NULL) {
  274. rc = -1;
  275. goto free_cq_out;
  276. }
  277. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  278. card->qdio.out_qs[i]->bufstates = outbuf_states;
  279. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  280. }
  281. } else {
  282. QETH_DBF_TEXT(SETUP, 2, "nocq");
  283. card->qdio.c_q = NULL;
  284. card->qdio.no_in_queues = 1;
  285. }
  286. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  287. rc = 0;
  288. out:
  289. return rc;
  290. free_cq_out:
  291. kfree(card->qdio.c_q);
  292. card->qdio.c_q = NULL;
  293. kmsg_out:
  294. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  295. goto out;
  296. }
  297. static inline void qeth_free_cq(struct qeth_card *card)
  298. {
  299. if (card->qdio.c_q) {
  300. --card->qdio.no_in_queues;
  301. kfree(card->qdio.c_q);
  302. card->qdio.c_q = NULL;
  303. }
  304. kfree(card->qdio.out_bufstates);
  305. card->qdio.out_bufstates = NULL;
  306. }
  307. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  308. int delayed) {
  309. enum iucv_tx_notify n;
  310. switch (sbalf15) {
  311. case 0:
  312. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  313. break;
  314. case 4:
  315. case 16:
  316. case 17:
  317. case 18:
  318. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  319. TX_NOTIFY_UNREACHABLE;
  320. break;
  321. default:
  322. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  323. TX_NOTIFY_GENERALERROR;
  324. break;
  325. }
  326. return n;
  327. }
  328. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  329. int bidx, int forced_cleanup)
  330. {
  331. if (q->card->options.cq != QETH_CQ_ENABLED)
  332. return;
  333. if (q->bufs[bidx]->next_pending != NULL) {
  334. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  335. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  336. while (c) {
  337. if (forced_cleanup ||
  338. atomic_read(&c->state) ==
  339. QETH_QDIO_BUF_HANDLED_DELAYED) {
  340. struct qeth_qdio_out_buffer *f = c;
  341. QETH_CARD_TEXT(f->q->card, 5, "fp");
  342. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  343. /* release here to avoid interleaving between
  344. outbound tasklet and inbound tasklet
  345. regarding notifications and lifecycle */
  346. qeth_release_skbs(c);
  347. c = f->next_pending;
  348. BUG_ON(head->next_pending != f);
  349. head->next_pending = c;
  350. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  351. } else {
  352. head = c;
  353. c = c->next_pending;
  354. }
  355. }
  356. }
  357. if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
  358. QETH_QDIO_BUF_HANDLED_DELAYED)) {
  359. /* for recovery situations */
  360. q->bufs[bidx]->aob = q->bufstates[bidx].aob;
  361. qeth_init_qdio_out_buf(q, bidx);
  362. QETH_CARD_TEXT(q->card, 2, "clprecov");
  363. }
  364. }
  365. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  366. unsigned long phys_aob_addr) {
  367. struct qaob *aob;
  368. struct qeth_qdio_out_buffer *buffer;
  369. enum iucv_tx_notify notification;
  370. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  371. QETH_CARD_TEXT(card, 5, "haob");
  372. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  373. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  374. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  375. BUG_ON(buffer == NULL);
  376. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  377. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  378. notification = TX_NOTIFY_OK;
  379. } else {
  380. BUG_ON(atomic_read(&buffer->state) != QETH_QDIO_BUF_PENDING);
  381. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  382. notification = TX_NOTIFY_DELAYED_OK;
  383. }
  384. if (aob->aorc != 0) {
  385. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  386. notification = qeth_compute_cq_notification(aob->aorc, 1);
  387. }
  388. qeth_notify_skbs(buffer->q, buffer, notification);
  389. buffer->aob = NULL;
  390. qeth_clear_output_buffer(buffer->q, buffer,
  391. QETH_QDIO_BUF_HANDLED_DELAYED);
  392. /* from here on: do not touch buffer anymore */
  393. qdio_release_aob(aob);
  394. }
  395. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  396. {
  397. return card->options.cq == QETH_CQ_ENABLED &&
  398. card->qdio.c_q != NULL &&
  399. queue != 0 &&
  400. queue == card->qdio.no_in_queues - 1;
  401. }
  402. static int qeth_issue_next_read(struct qeth_card *card)
  403. {
  404. int rc;
  405. struct qeth_cmd_buffer *iob;
  406. QETH_CARD_TEXT(card, 5, "issnxrd");
  407. if (card->read.state != CH_STATE_UP)
  408. return -EIO;
  409. iob = qeth_get_buffer(&card->read);
  410. if (!iob) {
  411. dev_warn(&card->gdev->dev, "The qeth device driver "
  412. "failed to recover an error on the device\n");
  413. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  414. "available\n", dev_name(&card->gdev->dev));
  415. return -ENOMEM;
  416. }
  417. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  418. QETH_CARD_TEXT(card, 6, "noirqpnd");
  419. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  420. (addr_t) iob, 0, 0);
  421. if (rc) {
  422. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  423. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  424. atomic_set(&card->read.irq_pending, 0);
  425. card->read_or_write_problem = 1;
  426. qeth_schedule_recovery(card);
  427. wake_up(&card->wait_q);
  428. }
  429. return rc;
  430. }
  431. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  432. {
  433. struct qeth_reply *reply;
  434. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  435. if (reply) {
  436. atomic_set(&reply->refcnt, 1);
  437. atomic_set(&reply->received, 0);
  438. reply->card = card;
  439. }
  440. return reply;
  441. }
  442. static void qeth_get_reply(struct qeth_reply *reply)
  443. {
  444. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  445. atomic_inc(&reply->refcnt);
  446. }
  447. static void qeth_put_reply(struct qeth_reply *reply)
  448. {
  449. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  450. if (atomic_dec_and_test(&reply->refcnt))
  451. kfree(reply);
  452. }
  453. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  454. struct qeth_card *card)
  455. {
  456. char *ipa_name;
  457. int com = cmd->hdr.command;
  458. ipa_name = qeth_get_ipa_cmd_name(com);
  459. if (rc)
  460. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  461. "x%X \"%s\"\n",
  462. ipa_name, com, dev_name(&card->gdev->dev),
  463. QETH_CARD_IFNAME(card), rc,
  464. qeth_get_ipa_msg(rc));
  465. else
  466. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  467. ipa_name, com, dev_name(&card->gdev->dev),
  468. QETH_CARD_IFNAME(card));
  469. }
  470. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  471. struct qeth_cmd_buffer *iob)
  472. {
  473. struct qeth_ipa_cmd *cmd = NULL;
  474. QETH_CARD_TEXT(card, 5, "chkipad");
  475. if (IS_IPA(iob->data)) {
  476. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  477. if (IS_IPA_REPLY(cmd)) {
  478. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  479. cmd->hdr.command != IPA_CMD_DELCCID &&
  480. cmd->hdr.command != IPA_CMD_MODCCID &&
  481. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  482. qeth_issue_ipa_msg(cmd,
  483. cmd->hdr.return_code, card);
  484. return cmd;
  485. } else {
  486. switch (cmd->hdr.command) {
  487. case IPA_CMD_STOPLAN:
  488. dev_warn(&card->gdev->dev,
  489. "The link for interface %s on CHPID"
  490. " 0x%X failed\n",
  491. QETH_CARD_IFNAME(card),
  492. card->info.chpid);
  493. card->lan_online = 0;
  494. if (card->dev && netif_carrier_ok(card->dev))
  495. netif_carrier_off(card->dev);
  496. return NULL;
  497. case IPA_CMD_STARTLAN:
  498. dev_info(&card->gdev->dev,
  499. "The link for %s on CHPID 0x%X has"
  500. " been restored\n",
  501. QETH_CARD_IFNAME(card),
  502. card->info.chpid);
  503. netif_carrier_on(card->dev);
  504. card->lan_online = 1;
  505. if (card->info.hwtrap)
  506. card->info.hwtrap = 2;
  507. qeth_schedule_recovery(card);
  508. return NULL;
  509. case IPA_CMD_MODCCID:
  510. return cmd;
  511. case IPA_CMD_REGISTER_LOCAL_ADDR:
  512. QETH_CARD_TEXT(card, 3, "irla");
  513. break;
  514. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  515. QETH_CARD_TEXT(card, 3, "urla");
  516. break;
  517. default:
  518. QETH_DBF_MESSAGE(2, "Received data is IPA "
  519. "but not a reply!\n");
  520. break;
  521. }
  522. }
  523. }
  524. return cmd;
  525. }
  526. void qeth_clear_ipacmd_list(struct qeth_card *card)
  527. {
  528. struct qeth_reply *reply, *r;
  529. unsigned long flags;
  530. QETH_CARD_TEXT(card, 4, "clipalst");
  531. spin_lock_irqsave(&card->lock, flags);
  532. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  533. qeth_get_reply(reply);
  534. reply->rc = -EIO;
  535. atomic_inc(&reply->received);
  536. list_del_init(&reply->list);
  537. wake_up(&reply->wait_q);
  538. qeth_put_reply(reply);
  539. }
  540. spin_unlock_irqrestore(&card->lock, flags);
  541. atomic_set(&card->write.irq_pending, 0);
  542. }
  543. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  544. static int qeth_check_idx_response(struct qeth_card *card,
  545. unsigned char *buffer)
  546. {
  547. if (!buffer)
  548. return 0;
  549. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  550. if ((buffer[2] & 0xc0) == 0xc0) {
  551. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  552. "with cause code 0x%02x%s\n",
  553. buffer[4],
  554. ((buffer[4] == 0x22) ?
  555. " -- try another portname" : ""));
  556. QETH_CARD_TEXT(card, 2, "ckidxres");
  557. QETH_CARD_TEXT(card, 2, " idxterm");
  558. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  559. if (buffer[4] == 0xf6) {
  560. dev_err(&card->gdev->dev,
  561. "The qeth device is not configured "
  562. "for the OSI layer required by z/VM\n");
  563. return -EPERM;
  564. }
  565. return -EIO;
  566. }
  567. return 0;
  568. }
  569. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  570. __u32 len)
  571. {
  572. struct qeth_card *card;
  573. card = CARD_FROM_CDEV(channel->ccwdev);
  574. QETH_CARD_TEXT(card, 4, "setupccw");
  575. if (channel == &card->read)
  576. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  577. else
  578. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  579. channel->ccw.count = len;
  580. channel->ccw.cda = (__u32) __pa(iob);
  581. }
  582. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  583. {
  584. __u8 index;
  585. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  586. index = channel->io_buf_no;
  587. do {
  588. if (channel->iob[index].state == BUF_STATE_FREE) {
  589. channel->iob[index].state = BUF_STATE_LOCKED;
  590. channel->io_buf_no = (channel->io_buf_no + 1) %
  591. QETH_CMD_BUFFER_NO;
  592. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  593. return channel->iob + index;
  594. }
  595. index = (index + 1) % QETH_CMD_BUFFER_NO;
  596. } while (index != channel->io_buf_no);
  597. return NULL;
  598. }
  599. void qeth_release_buffer(struct qeth_channel *channel,
  600. struct qeth_cmd_buffer *iob)
  601. {
  602. unsigned long flags;
  603. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  604. spin_lock_irqsave(&channel->iob_lock, flags);
  605. memset(iob->data, 0, QETH_BUFSIZE);
  606. iob->state = BUF_STATE_FREE;
  607. iob->callback = qeth_send_control_data_cb;
  608. iob->rc = 0;
  609. spin_unlock_irqrestore(&channel->iob_lock, flags);
  610. wake_up(&channel->wait_q);
  611. }
  612. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  613. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  614. {
  615. struct qeth_cmd_buffer *buffer = NULL;
  616. unsigned long flags;
  617. spin_lock_irqsave(&channel->iob_lock, flags);
  618. buffer = __qeth_get_buffer(channel);
  619. spin_unlock_irqrestore(&channel->iob_lock, flags);
  620. return buffer;
  621. }
  622. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  623. {
  624. struct qeth_cmd_buffer *buffer;
  625. wait_event(channel->wait_q,
  626. ((buffer = qeth_get_buffer(channel)) != NULL));
  627. return buffer;
  628. }
  629. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  630. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  631. {
  632. int cnt;
  633. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  634. qeth_release_buffer(channel, &channel->iob[cnt]);
  635. channel->buf_no = 0;
  636. channel->io_buf_no = 0;
  637. }
  638. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  639. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  640. struct qeth_cmd_buffer *iob)
  641. {
  642. struct qeth_card *card;
  643. struct qeth_reply *reply, *r;
  644. struct qeth_ipa_cmd *cmd;
  645. unsigned long flags;
  646. int keep_reply;
  647. int rc = 0;
  648. card = CARD_FROM_CDEV(channel->ccwdev);
  649. QETH_CARD_TEXT(card, 4, "sndctlcb");
  650. rc = qeth_check_idx_response(card, iob->data);
  651. switch (rc) {
  652. case 0:
  653. break;
  654. case -EIO:
  655. qeth_clear_ipacmd_list(card);
  656. qeth_schedule_recovery(card);
  657. /* fall through */
  658. default:
  659. goto out;
  660. }
  661. cmd = qeth_check_ipa_data(card, iob);
  662. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  663. goto out;
  664. /*in case of OSN : check if cmd is set */
  665. if (card->info.type == QETH_CARD_TYPE_OSN &&
  666. cmd &&
  667. cmd->hdr.command != IPA_CMD_STARTLAN &&
  668. card->osn_info.assist_cb != NULL) {
  669. card->osn_info.assist_cb(card->dev, cmd);
  670. goto out;
  671. }
  672. spin_lock_irqsave(&card->lock, flags);
  673. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  674. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  675. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  676. qeth_get_reply(reply);
  677. list_del_init(&reply->list);
  678. spin_unlock_irqrestore(&card->lock, flags);
  679. keep_reply = 0;
  680. if (reply->callback != NULL) {
  681. if (cmd) {
  682. reply->offset = (__u16)((char *)cmd -
  683. (char *)iob->data);
  684. keep_reply = reply->callback(card,
  685. reply,
  686. (unsigned long)cmd);
  687. } else
  688. keep_reply = reply->callback(card,
  689. reply,
  690. (unsigned long)iob);
  691. }
  692. if (cmd)
  693. reply->rc = (u16) cmd->hdr.return_code;
  694. else if (iob->rc)
  695. reply->rc = iob->rc;
  696. if (keep_reply) {
  697. spin_lock_irqsave(&card->lock, flags);
  698. list_add_tail(&reply->list,
  699. &card->cmd_waiter_list);
  700. spin_unlock_irqrestore(&card->lock, flags);
  701. } else {
  702. atomic_inc(&reply->received);
  703. wake_up(&reply->wait_q);
  704. }
  705. qeth_put_reply(reply);
  706. goto out;
  707. }
  708. }
  709. spin_unlock_irqrestore(&card->lock, flags);
  710. out:
  711. memcpy(&card->seqno.pdu_hdr_ack,
  712. QETH_PDU_HEADER_SEQ_NO(iob->data),
  713. QETH_SEQ_NO_LENGTH);
  714. qeth_release_buffer(channel, iob);
  715. }
  716. static int qeth_setup_channel(struct qeth_channel *channel)
  717. {
  718. int cnt;
  719. QETH_DBF_TEXT(SETUP, 2, "setupch");
  720. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  721. channel->iob[cnt].data =
  722. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  723. if (channel->iob[cnt].data == NULL)
  724. break;
  725. channel->iob[cnt].state = BUF_STATE_FREE;
  726. channel->iob[cnt].channel = channel;
  727. channel->iob[cnt].callback = qeth_send_control_data_cb;
  728. channel->iob[cnt].rc = 0;
  729. }
  730. if (cnt < QETH_CMD_BUFFER_NO) {
  731. while (cnt-- > 0)
  732. kfree(channel->iob[cnt].data);
  733. return -ENOMEM;
  734. }
  735. channel->buf_no = 0;
  736. channel->io_buf_no = 0;
  737. atomic_set(&channel->irq_pending, 0);
  738. spin_lock_init(&channel->iob_lock);
  739. init_waitqueue_head(&channel->wait_q);
  740. return 0;
  741. }
  742. static int qeth_set_thread_start_bit(struct qeth_card *card,
  743. unsigned long thread)
  744. {
  745. unsigned long flags;
  746. spin_lock_irqsave(&card->thread_mask_lock, flags);
  747. if (!(card->thread_allowed_mask & thread) ||
  748. (card->thread_start_mask & thread)) {
  749. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  750. return -EPERM;
  751. }
  752. card->thread_start_mask |= thread;
  753. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  754. return 0;
  755. }
  756. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  757. {
  758. unsigned long flags;
  759. spin_lock_irqsave(&card->thread_mask_lock, flags);
  760. card->thread_start_mask &= ~thread;
  761. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  762. wake_up(&card->wait_q);
  763. }
  764. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  765. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  766. {
  767. unsigned long flags;
  768. spin_lock_irqsave(&card->thread_mask_lock, flags);
  769. card->thread_running_mask &= ~thread;
  770. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  771. wake_up(&card->wait_q);
  772. }
  773. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  774. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  775. {
  776. unsigned long flags;
  777. int rc = 0;
  778. spin_lock_irqsave(&card->thread_mask_lock, flags);
  779. if (card->thread_start_mask & thread) {
  780. if ((card->thread_allowed_mask & thread) &&
  781. !(card->thread_running_mask & thread)) {
  782. rc = 1;
  783. card->thread_start_mask &= ~thread;
  784. card->thread_running_mask |= thread;
  785. } else
  786. rc = -EPERM;
  787. }
  788. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  789. return rc;
  790. }
  791. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  792. {
  793. int rc = 0;
  794. wait_event(card->wait_q,
  795. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  796. return rc;
  797. }
  798. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  799. void qeth_schedule_recovery(struct qeth_card *card)
  800. {
  801. QETH_CARD_TEXT(card, 2, "startrec");
  802. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  803. schedule_work(&card->kernel_thread_starter);
  804. }
  805. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  806. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  807. {
  808. int dstat, cstat;
  809. char *sense;
  810. struct qeth_card *card;
  811. sense = (char *) irb->ecw;
  812. cstat = irb->scsw.cmd.cstat;
  813. dstat = irb->scsw.cmd.dstat;
  814. card = CARD_FROM_CDEV(cdev);
  815. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  816. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  817. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  818. QETH_CARD_TEXT(card, 2, "CGENCHK");
  819. dev_warn(&cdev->dev, "The qeth device driver "
  820. "failed to recover an error on the device\n");
  821. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  822. dev_name(&cdev->dev), dstat, cstat);
  823. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  824. 16, 1, irb, 64, 1);
  825. return 1;
  826. }
  827. if (dstat & DEV_STAT_UNIT_CHECK) {
  828. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  829. SENSE_RESETTING_EVENT_FLAG) {
  830. QETH_CARD_TEXT(card, 2, "REVIND");
  831. return 1;
  832. }
  833. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  834. SENSE_COMMAND_REJECT_FLAG) {
  835. QETH_CARD_TEXT(card, 2, "CMDREJi");
  836. return 1;
  837. }
  838. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  839. QETH_CARD_TEXT(card, 2, "AFFE");
  840. return 1;
  841. }
  842. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  843. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  844. return 0;
  845. }
  846. QETH_CARD_TEXT(card, 2, "DGENCHK");
  847. return 1;
  848. }
  849. return 0;
  850. }
  851. static long __qeth_check_irb_error(struct ccw_device *cdev,
  852. unsigned long intparm, struct irb *irb)
  853. {
  854. struct qeth_card *card;
  855. card = CARD_FROM_CDEV(cdev);
  856. if (!IS_ERR(irb))
  857. return 0;
  858. switch (PTR_ERR(irb)) {
  859. case -EIO:
  860. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  861. dev_name(&cdev->dev));
  862. QETH_CARD_TEXT(card, 2, "ckirberr");
  863. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  864. break;
  865. case -ETIMEDOUT:
  866. dev_warn(&cdev->dev, "A hardware operation timed out"
  867. " on the device\n");
  868. QETH_CARD_TEXT(card, 2, "ckirberr");
  869. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  870. if (intparm == QETH_RCD_PARM) {
  871. if (card && (card->data.ccwdev == cdev)) {
  872. card->data.state = CH_STATE_DOWN;
  873. wake_up(&card->wait_q);
  874. }
  875. }
  876. break;
  877. default:
  878. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  879. dev_name(&cdev->dev), PTR_ERR(irb));
  880. QETH_CARD_TEXT(card, 2, "ckirberr");
  881. QETH_CARD_TEXT(card, 2, " rc???");
  882. }
  883. return PTR_ERR(irb);
  884. }
  885. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  886. struct irb *irb)
  887. {
  888. int rc;
  889. int cstat, dstat;
  890. struct qeth_cmd_buffer *buffer;
  891. struct qeth_channel *channel;
  892. struct qeth_card *card;
  893. struct qeth_cmd_buffer *iob;
  894. __u8 index;
  895. if (__qeth_check_irb_error(cdev, intparm, irb))
  896. return;
  897. cstat = irb->scsw.cmd.cstat;
  898. dstat = irb->scsw.cmd.dstat;
  899. card = CARD_FROM_CDEV(cdev);
  900. if (!card)
  901. return;
  902. QETH_CARD_TEXT(card, 5, "irq");
  903. if (card->read.ccwdev == cdev) {
  904. channel = &card->read;
  905. QETH_CARD_TEXT(card, 5, "read");
  906. } else if (card->write.ccwdev == cdev) {
  907. channel = &card->write;
  908. QETH_CARD_TEXT(card, 5, "write");
  909. } else {
  910. channel = &card->data;
  911. QETH_CARD_TEXT(card, 5, "data");
  912. }
  913. atomic_set(&channel->irq_pending, 0);
  914. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  915. channel->state = CH_STATE_STOPPED;
  916. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  917. channel->state = CH_STATE_HALTED;
  918. /*let's wake up immediately on data channel*/
  919. if ((channel == &card->data) && (intparm != 0) &&
  920. (intparm != QETH_RCD_PARM))
  921. goto out;
  922. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  923. QETH_CARD_TEXT(card, 6, "clrchpar");
  924. /* we don't have to handle this further */
  925. intparm = 0;
  926. }
  927. if (intparm == QETH_HALT_CHANNEL_PARM) {
  928. QETH_CARD_TEXT(card, 6, "hltchpar");
  929. /* we don't have to handle this further */
  930. intparm = 0;
  931. }
  932. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  933. (dstat & DEV_STAT_UNIT_CHECK) ||
  934. (cstat)) {
  935. if (irb->esw.esw0.erw.cons) {
  936. dev_warn(&channel->ccwdev->dev,
  937. "The qeth device driver failed to recover "
  938. "an error on the device\n");
  939. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  940. "0x%X dstat 0x%X\n",
  941. dev_name(&channel->ccwdev->dev), cstat, dstat);
  942. print_hex_dump(KERN_WARNING, "qeth: irb ",
  943. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  944. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  945. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  946. }
  947. if (intparm == QETH_RCD_PARM) {
  948. channel->state = CH_STATE_DOWN;
  949. goto out;
  950. }
  951. rc = qeth_get_problem(cdev, irb);
  952. if (rc) {
  953. qeth_clear_ipacmd_list(card);
  954. qeth_schedule_recovery(card);
  955. goto out;
  956. }
  957. }
  958. if (intparm == QETH_RCD_PARM) {
  959. channel->state = CH_STATE_RCD_DONE;
  960. goto out;
  961. }
  962. if (intparm) {
  963. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  964. buffer->state = BUF_STATE_PROCESSED;
  965. }
  966. if (channel == &card->data)
  967. return;
  968. if (channel == &card->read &&
  969. channel->state == CH_STATE_UP)
  970. qeth_issue_next_read(card);
  971. iob = channel->iob;
  972. index = channel->buf_no;
  973. while (iob[index].state == BUF_STATE_PROCESSED) {
  974. if (iob[index].callback != NULL)
  975. iob[index].callback(channel, iob + index);
  976. index = (index + 1) % QETH_CMD_BUFFER_NO;
  977. }
  978. channel->buf_no = index;
  979. out:
  980. wake_up(&card->wait_q);
  981. return;
  982. }
  983. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  984. struct qeth_qdio_out_buffer *buf,
  985. enum iucv_tx_notify notification)
  986. {
  987. struct sk_buff *skb;
  988. if (skb_queue_empty(&buf->skb_list))
  989. goto out;
  990. skb = skb_peek(&buf->skb_list);
  991. while (skb) {
  992. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  993. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  994. if (skb->protocol == ETH_P_AF_IUCV) {
  995. if (skb->sk) {
  996. struct iucv_sock *iucv = iucv_sk(skb->sk);
  997. iucv->sk_txnotify(skb, notification);
  998. }
  999. }
  1000. if (skb_queue_is_last(&buf->skb_list, skb))
  1001. skb = NULL;
  1002. else
  1003. skb = skb_queue_next(&buf->skb_list, skb);
  1004. }
  1005. out:
  1006. return;
  1007. }
  1008. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  1009. {
  1010. struct sk_buff *skb;
  1011. struct iucv_sock *iucv;
  1012. int notify_general_error = 0;
  1013. if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
  1014. notify_general_error = 1;
  1015. /* release may never happen from within CQ tasklet scope */
  1016. BUG_ON(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
  1017. skb = skb_dequeue(&buf->skb_list);
  1018. while (skb) {
  1019. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1020. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1021. if (notify_general_error && skb->protocol == ETH_P_AF_IUCV) {
  1022. if (skb->sk) {
  1023. iucv = iucv_sk(skb->sk);
  1024. iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
  1025. }
  1026. }
  1027. atomic_dec(&skb->users);
  1028. dev_kfree_skb_any(skb);
  1029. skb = skb_dequeue(&buf->skb_list);
  1030. }
  1031. }
  1032. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1033. struct qeth_qdio_out_buffer *buf,
  1034. enum qeth_qdio_buffer_states newbufstate)
  1035. {
  1036. int i;
  1037. /* is PCI flag set on buffer? */
  1038. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1039. atomic_dec(&queue->set_pci_flags_count);
  1040. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1041. qeth_release_skbs(buf);
  1042. }
  1043. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1044. if (buf->buffer->element[i].addr && buf->is_header[i])
  1045. kmem_cache_free(qeth_core_header_cache,
  1046. buf->buffer->element[i].addr);
  1047. buf->is_header[i] = 0;
  1048. buf->buffer->element[i].length = 0;
  1049. buf->buffer->element[i].addr = NULL;
  1050. buf->buffer->element[i].eflags = 0;
  1051. buf->buffer->element[i].sflags = 0;
  1052. }
  1053. buf->buffer->element[15].eflags = 0;
  1054. buf->buffer->element[15].sflags = 0;
  1055. buf->next_element_to_fill = 0;
  1056. atomic_set(&buf->state, newbufstate);
  1057. }
  1058. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1059. {
  1060. int j;
  1061. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1062. if (!q->bufs[j])
  1063. continue;
  1064. qeth_cleanup_handled_pending(q, j, 1);
  1065. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1066. if (free) {
  1067. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1068. q->bufs[j] = NULL;
  1069. }
  1070. }
  1071. }
  1072. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1073. {
  1074. int i;
  1075. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1076. /* clear outbound buffers to free skbs */
  1077. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1078. if (card->qdio.out_qs[i]) {
  1079. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1080. }
  1081. }
  1082. }
  1083. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1084. static void qeth_free_buffer_pool(struct qeth_card *card)
  1085. {
  1086. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1087. int i = 0;
  1088. list_for_each_entry_safe(pool_entry, tmp,
  1089. &card->qdio.init_pool.entry_list, init_list){
  1090. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1091. free_page((unsigned long)pool_entry->elements[i]);
  1092. list_del(&pool_entry->init_list);
  1093. kfree(pool_entry);
  1094. }
  1095. }
  1096. static void qeth_free_qdio_buffers(struct qeth_card *card)
  1097. {
  1098. int i, j;
  1099. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  1100. QETH_QDIO_UNINITIALIZED)
  1101. return;
  1102. qeth_free_cq(card);
  1103. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  1104. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  1105. dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
  1106. kfree(card->qdio.in_q);
  1107. card->qdio.in_q = NULL;
  1108. /* inbound buffer pool */
  1109. qeth_free_buffer_pool(card);
  1110. /* free outbound qdio_qs */
  1111. if (card->qdio.out_qs) {
  1112. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1113. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  1114. kfree(card->qdio.out_qs[i]);
  1115. }
  1116. kfree(card->qdio.out_qs);
  1117. card->qdio.out_qs = NULL;
  1118. }
  1119. }
  1120. static void qeth_clean_channel(struct qeth_channel *channel)
  1121. {
  1122. int cnt;
  1123. QETH_DBF_TEXT(SETUP, 2, "freech");
  1124. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1125. kfree(channel->iob[cnt].data);
  1126. }
  1127. static void qeth_set_single_write_queues(struct qeth_card *card)
  1128. {
  1129. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1130. (card->qdio.no_out_queues == 4))
  1131. qeth_free_qdio_buffers(card);
  1132. card->qdio.no_out_queues = 1;
  1133. if (card->qdio.default_out_queue != 0)
  1134. dev_info(&card->gdev->dev, "Priority Queueing not supported\n");
  1135. card->qdio.default_out_queue = 0;
  1136. }
  1137. static void qeth_set_multiple_write_queues(struct qeth_card *card)
  1138. {
  1139. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1140. (card->qdio.no_out_queues == 1)) {
  1141. qeth_free_qdio_buffers(card);
  1142. card->qdio.default_out_queue = 2;
  1143. }
  1144. card->qdio.no_out_queues = 4;
  1145. }
  1146. static void qeth_update_from_chp_desc(struct qeth_card *card)
  1147. {
  1148. struct ccw_device *ccwdev;
  1149. struct channelPath_dsc {
  1150. u8 flags;
  1151. u8 lsn;
  1152. u8 desc;
  1153. u8 chpid;
  1154. u8 swla;
  1155. u8 zeroes;
  1156. u8 chla;
  1157. u8 chpp;
  1158. } *chp_dsc;
  1159. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1160. ccwdev = card->data.ccwdev;
  1161. chp_dsc = ccw_device_get_chp_desc(ccwdev, 0);
  1162. if (!chp_dsc)
  1163. goto out;
  1164. card->info.func_level = 0x4100 + chp_dsc->desc;
  1165. if (card->info.type == QETH_CARD_TYPE_IQD)
  1166. goto out;
  1167. /* CHPP field bit 6 == 1 -> single queue */
  1168. if ((chp_dsc->chpp & 0x02) == 0x02)
  1169. qeth_set_single_write_queues(card);
  1170. else
  1171. qeth_set_multiple_write_queues(card);
  1172. out:
  1173. kfree(chp_dsc);
  1174. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1175. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1176. }
  1177. static void qeth_init_qdio_info(struct qeth_card *card)
  1178. {
  1179. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1180. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1181. /* inbound */
  1182. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1183. if (card->info.type == QETH_CARD_TYPE_IQD)
  1184. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1185. else
  1186. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1187. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1188. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1189. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1190. }
  1191. static void qeth_set_intial_options(struct qeth_card *card)
  1192. {
  1193. card->options.route4.type = NO_ROUTER;
  1194. card->options.route6.type = NO_ROUTER;
  1195. card->options.fake_broadcast = 0;
  1196. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1197. card->options.performance_stats = 0;
  1198. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1199. card->options.isolation = ISOLATION_MODE_NONE;
  1200. card->options.cq = QETH_CQ_DISABLED;
  1201. }
  1202. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1203. {
  1204. unsigned long flags;
  1205. int rc = 0;
  1206. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1207. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1208. (u8) card->thread_start_mask,
  1209. (u8) card->thread_allowed_mask,
  1210. (u8) card->thread_running_mask);
  1211. rc = (card->thread_start_mask & thread);
  1212. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1213. return rc;
  1214. }
  1215. static void qeth_start_kernel_thread(struct work_struct *work)
  1216. {
  1217. struct task_struct *ts;
  1218. struct qeth_card *card = container_of(work, struct qeth_card,
  1219. kernel_thread_starter);
  1220. QETH_CARD_TEXT(card , 2, "strthrd");
  1221. if (card->read.state != CH_STATE_UP &&
  1222. card->write.state != CH_STATE_UP)
  1223. return;
  1224. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
  1225. ts = kthread_run(card->discipline->recover, (void *)card,
  1226. "qeth_recover");
  1227. if (IS_ERR(ts)) {
  1228. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  1229. qeth_clear_thread_running_bit(card,
  1230. QETH_RECOVER_THREAD);
  1231. }
  1232. }
  1233. }
  1234. static int qeth_setup_card(struct qeth_card *card)
  1235. {
  1236. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1237. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1238. card->read.state = CH_STATE_DOWN;
  1239. card->write.state = CH_STATE_DOWN;
  1240. card->data.state = CH_STATE_DOWN;
  1241. card->state = CARD_STATE_DOWN;
  1242. card->lan_online = 0;
  1243. card->read_or_write_problem = 0;
  1244. card->dev = NULL;
  1245. spin_lock_init(&card->vlanlock);
  1246. spin_lock_init(&card->mclock);
  1247. spin_lock_init(&card->lock);
  1248. spin_lock_init(&card->ip_lock);
  1249. spin_lock_init(&card->thread_mask_lock);
  1250. mutex_init(&card->conf_mutex);
  1251. mutex_init(&card->discipline_mutex);
  1252. card->thread_start_mask = 0;
  1253. card->thread_allowed_mask = 0;
  1254. card->thread_running_mask = 0;
  1255. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1256. INIT_LIST_HEAD(&card->ip_list);
  1257. INIT_LIST_HEAD(card->ip_tbd_list);
  1258. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1259. init_waitqueue_head(&card->wait_q);
  1260. /* initial options */
  1261. qeth_set_intial_options(card);
  1262. /* IP address takeover */
  1263. INIT_LIST_HEAD(&card->ipato.entries);
  1264. card->ipato.enabled = 0;
  1265. card->ipato.invert4 = 0;
  1266. card->ipato.invert6 = 0;
  1267. /* init QDIO stuff */
  1268. qeth_init_qdio_info(card);
  1269. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1270. return 0;
  1271. }
  1272. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1273. {
  1274. struct qeth_card *card = container_of(slr, struct qeth_card,
  1275. qeth_service_level);
  1276. if (card->info.mcl_level[0])
  1277. seq_printf(m, "qeth: %s firmware level %s\n",
  1278. CARD_BUS_ID(card), card->info.mcl_level);
  1279. }
  1280. static struct qeth_card *qeth_alloc_card(void)
  1281. {
  1282. struct qeth_card *card;
  1283. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1284. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1285. if (!card)
  1286. goto out;
  1287. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1288. card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
  1289. if (!card->ip_tbd_list) {
  1290. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1291. goto out_card;
  1292. }
  1293. if (qeth_setup_channel(&card->read))
  1294. goto out_ip;
  1295. if (qeth_setup_channel(&card->write))
  1296. goto out_channel;
  1297. card->options.layer2 = -1;
  1298. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1299. register_service_level(&card->qeth_service_level);
  1300. return card;
  1301. out_channel:
  1302. qeth_clean_channel(&card->read);
  1303. out_ip:
  1304. kfree(card->ip_tbd_list);
  1305. out_card:
  1306. kfree(card);
  1307. out:
  1308. return NULL;
  1309. }
  1310. static int qeth_determine_card_type(struct qeth_card *card)
  1311. {
  1312. int i = 0;
  1313. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1314. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1315. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1316. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1317. if ((CARD_RDEV(card)->id.dev_type ==
  1318. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1319. (CARD_RDEV(card)->id.dev_model ==
  1320. known_devices[i][QETH_DEV_MODEL_IND])) {
  1321. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1322. card->qdio.no_out_queues =
  1323. known_devices[i][QETH_QUEUE_NO_IND];
  1324. card->qdio.no_in_queues = 1;
  1325. card->info.is_multicast_different =
  1326. known_devices[i][QETH_MULTICAST_IND];
  1327. qeth_update_from_chp_desc(card);
  1328. return 0;
  1329. }
  1330. i++;
  1331. }
  1332. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1333. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1334. "unknown type\n");
  1335. return -ENOENT;
  1336. }
  1337. static int qeth_clear_channel(struct qeth_channel *channel)
  1338. {
  1339. unsigned long flags;
  1340. struct qeth_card *card;
  1341. int rc;
  1342. card = CARD_FROM_CDEV(channel->ccwdev);
  1343. QETH_CARD_TEXT(card, 3, "clearch");
  1344. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1345. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1346. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1347. if (rc)
  1348. return rc;
  1349. rc = wait_event_interruptible_timeout(card->wait_q,
  1350. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1351. if (rc == -ERESTARTSYS)
  1352. return rc;
  1353. if (channel->state != CH_STATE_STOPPED)
  1354. return -ETIME;
  1355. channel->state = CH_STATE_DOWN;
  1356. return 0;
  1357. }
  1358. static int qeth_halt_channel(struct qeth_channel *channel)
  1359. {
  1360. unsigned long flags;
  1361. struct qeth_card *card;
  1362. int rc;
  1363. card = CARD_FROM_CDEV(channel->ccwdev);
  1364. QETH_CARD_TEXT(card, 3, "haltch");
  1365. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1366. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1367. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1368. if (rc)
  1369. return rc;
  1370. rc = wait_event_interruptible_timeout(card->wait_q,
  1371. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1372. if (rc == -ERESTARTSYS)
  1373. return rc;
  1374. if (channel->state != CH_STATE_HALTED)
  1375. return -ETIME;
  1376. return 0;
  1377. }
  1378. static int qeth_halt_channels(struct qeth_card *card)
  1379. {
  1380. int rc1 = 0, rc2 = 0, rc3 = 0;
  1381. QETH_CARD_TEXT(card, 3, "haltchs");
  1382. rc1 = qeth_halt_channel(&card->read);
  1383. rc2 = qeth_halt_channel(&card->write);
  1384. rc3 = qeth_halt_channel(&card->data);
  1385. if (rc1)
  1386. return rc1;
  1387. if (rc2)
  1388. return rc2;
  1389. return rc3;
  1390. }
  1391. static int qeth_clear_channels(struct qeth_card *card)
  1392. {
  1393. int rc1 = 0, rc2 = 0, rc3 = 0;
  1394. QETH_CARD_TEXT(card, 3, "clearchs");
  1395. rc1 = qeth_clear_channel(&card->read);
  1396. rc2 = qeth_clear_channel(&card->write);
  1397. rc3 = qeth_clear_channel(&card->data);
  1398. if (rc1)
  1399. return rc1;
  1400. if (rc2)
  1401. return rc2;
  1402. return rc3;
  1403. }
  1404. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1405. {
  1406. int rc = 0;
  1407. QETH_CARD_TEXT(card, 3, "clhacrd");
  1408. if (halt)
  1409. rc = qeth_halt_channels(card);
  1410. if (rc)
  1411. return rc;
  1412. return qeth_clear_channels(card);
  1413. }
  1414. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1415. {
  1416. int rc = 0;
  1417. QETH_CARD_TEXT(card, 3, "qdioclr");
  1418. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1419. QETH_QDIO_CLEANING)) {
  1420. case QETH_QDIO_ESTABLISHED:
  1421. if (card->info.type == QETH_CARD_TYPE_IQD)
  1422. rc = qdio_shutdown(CARD_DDEV(card),
  1423. QDIO_FLAG_CLEANUP_USING_HALT);
  1424. else
  1425. rc = qdio_shutdown(CARD_DDEV(card),
  1426. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1427. if (rc)
  1428. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1429. qdio_free(CARD_DDEV(card));
  1430. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1431. break;
  1432. case QETH_QDIO_CLEANING:
  1433. return rc;
  1434. default:
  1435. break;
  1436. }
  1437. rc = qeth_clear_halt_card(card, use_halt);
  1438. if (rc)
  1439. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1440. card->state = CARD_STATE_DOWN;
  1441. return rc;
  1442. }
  1443. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1444. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1445. int *length)
  1446. {
  1447. struct ciw *ciw;
  1448. char *rcd_buf;
  1449. int ret;
  1450. struct qeth_channel *channel = &card->data;
  1451. unsigned long flags;
  1452. /*
  1453. * scan for RCD command in extended SenseID data
  1454. */
  1455. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1456. if (!ciw || ciw->cmd == 0)
  1457. return -EOPNOTSUPP;
  1458. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1459. if (!rcd_buf)
  1460. return -ENOMEM;
  1461. channel->ccw.cmd_code = ciw->cmd;
  1462. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1463. channel->ccw.count = ciw->count;
  1464. channel->ccw.flags = CCW_FLAG_SLI;
  1465. channel->state = CH_STATE_RCD;
  1466. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1467. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1468. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1469. QETH_RCD_TIMEOUT);
  1470. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1471. if (!ret)
  1472. wait_event(card->wait_q,
  1473. (channel->state == CH_STATE_RCD_DONE ||
  1474. channel->state == CH_STATE_DOWN));
  1475. if (channel->state == CH_STATE_DOWN)
  1476. ret = -EIO;
  1477. else
  1478. channel->state = CH_STATE_DOWN;
  1479. if (ret) {
  1480. kfree(rcd_buf);
  1481. *buffer = NULL;
  1482. *length = 0;
  1483. } else {
  1484. *length = ciw->count;
  1485. *buffer = rcd_buf;
  1486. }
  1487. return ret;
  1488. }
  1489. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1490. {
  1491. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1492. card->info.chpid = prcd[30];
  1493. card->info.unit_addr2 = prcd[31];
  1494. card->info.cula = prcd[63];
  1495. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1496. (prcd[0x11] == _ascebc['M']));
  1497. }
  1498. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1499. {
  1500. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1501. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
  1502. (prcd[76] == 0xF5 || prcd[76] == 0xF6)) {
  1503. card->info.blkt.time_total = 250;
  1504. card->info.blkt.inter_packet = 5;
  1505. card->info.blkt.inter_packet_jumbo = 15;
  1506. } else {
  1507. card->info.blkt.time_total = 0;
  1508. card->info.blkt.inter_packet = 0;
  1509. card->info.blkt.inter_packet_jumbo = 0;
  1510. }
  1511. }
  1512. static void qeth_init_tokens(struct qeth_card *card)
  1513. {
  1514. card->token.issuer_rm_w = 0x00010103UL;
  1515. card->token.cm_filter_w = 0x00010108UL;
  1516. card->token.cm_connection_w = 0x0001010aUL;
  1517. card->token.ulp_filter_w = 0x0001010bUL;
  1518. card->token.ulp_connection_w = 0x0001010dUL;
  1519. }
  1520. static void qeth_init_func_level(struct qeth_card *card)
  1521. {
  1522. switch (card->info.type) {
  1523. case QETH_CARD_TYPE_IQD:
  1524. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1525. break;
  1526. case QETH_CARD_TYPE_OSD:
  1527. case QETH_CARD_TYPE_OSN:
  1528. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1529. break;
  1530. default:
  1531. break;
  1532. }
  1533. }
  1534. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1535. void (*idx_reply_cb)(struct qeth_channel *,
  1536. struct qeth_cmd_buffer *))
  1537. {
  1538. struct qeth_cmd_buffer *iob;
  1539. unsigned long flags;
  1540. int rc;
  1541. struct qeth_card *card;
  1542. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1543. card = CARD_FROM_CDEV(channel->ccwdev);
  1544. iob = qeth_get_buffer(channel);
  1545. iob->callback = idx_reply_cb;
  1546. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1547. channel->ccw.count = QETH_BUFSIZE;
  1548. channel->ccw.cda = (__u32) __pa(iob->data);
  1549. wait_event(card->wait_q,
  1550. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1551. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1552. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1553. rc = ccw_device_start(channel->ccwdev,
  1554. &channel->ccw, (addr_t) iob, 0, 0);
  1555. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1556. if (rc) {
  1557. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1558. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1559. atomic_set(&channel->irq_pending, 0);
  1560. wake_up(&card->wait_q);
  1561. return rc;
  1562. }
  1563. rc = wait_event_interruptible_timeout(card->wait_q,
  1564. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1565. if (rc == -ERESTARTSYS)
  1566. return rc;
  1567. if (channel->state != CH_STATE_UP) {
  1568. rc = -ETIME;
  1569. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1570. qeth_clear_cmd_buffers(channel);
  1571. } else
  1572. rc = 0;
  1573. return rc;
  1574. }
  1575. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1576. void (*idx_reply_cb)(struct qeth_channel *,
  1577. struct qeth_cmd_buffer *))
  1578. {
  1579. struct qeth_card *card;
  1580. struct qeth_cmd_buffer *iob;
  1581. unsigned long flags;
  1582. __u16 temp;
  1583. __u8 tmp;
  1584. int rc;
  1585. struct ccw_dev_id temp_devid;
  1586. card = CARD_FROM_CDEV(channel->ccwdev);
  1587. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1588. iob = qeth_get_buffer(channel);
  1589. iob->callback = idx_reply_cb;
  1590. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1591. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1592. channel->ccw.cda = (__u32) __pa(iob->data);
  1593. if (channel == &card->write) {
  1594. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1595. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1596. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1597. card->seqno.trans_hdr++;
  1598. } else {
  1599. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1600. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1601. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1602. }
  1603. tmp = ((__u8)card->info.portno) | 0x80;
  1604. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1605. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1606. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1607. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1608. &card->info.func_level, sizeof(__u16));
  1609. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1610. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1611. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1612. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1613. wait_event(card->wait_q,
  1614. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1615. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1616. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1617. rc = ccw_device_start(channel->ccwdev,
  1618. &channel->ccw, (addr_t) iob, 0, 0);
  1619. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1620. if (rc) {
  1621. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1622. rc);
  1623. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1624. atomic_set(&channel->irq_pending, 0);
  1625. wake_up(&card->wait_q);
  1626. return rc;
  1627. }
  1628. rc = wait_event_interruptible_timeout(card->wait_q,
  1629. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1630. if (rc == -ERESTARTSYS)
  1631. return rc;
  1632. if (channel->state != CH_STATE_ACTIVATING) {
  1633. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1634. " failed to recover an error on the device\n");
  1635. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1636. dev_name(&channel->ccwdev->dev));
  1637. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1638. qeth_clear_cmd_buffers(channel);
  1639. return -ETIME;
  1640. }
  1641. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1642. }
  1643. static int qeth_peer_func_level(int level)
  1644. {
  1645. if ((level & 0xff) == 8)
  1646. return (level & 0xff) + 0x400;
  1647. if (((level >> 8) & 3) == 1)
  1648. return (level & 0xff) + 0x200;
  1649. return level;
  1650. }
  1651. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1652. struct qeth_cmd_buffer *iob)
  1653. {
  1654. struct qeth_card *card;
  1655. __u16 temp;
  1656. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1657. if (channel->state == CH_STATE_DOWN) {
  1658. channel->state = CH_STATE_ACTIVATING;
  1659. goto out;
  1660. }
  1661. card = CARD_FROM_CDEV(channel->ccwdev);
  1662. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1663. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1664. dev_err(&card->write.ccwdev->dev,
  1665. "The adapter is used exclusively by another "
  1666. "host\n");
  1667. else
  1668. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1669. " negative reply\n",
  1670. dev_name(&card->write.ccwdev->dev));
  1671. goto out;
  1672. }
  1673. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1674. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1675. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1676. "function level mismatch (sent: 0x%x, received: "
  1677. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1678. card->info.func_level, temp);
  1679. goto out;
  1680. }
  1681. channel->state = CH_STATE_UP;
  1682. out:
  1683. qeth_release_buffer(channel, iob);
  1684. }
  1685. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1686. struct qeth_cmd_buffer *iob)
  1687. {
  1688. struct qeth_card *card;
  1689. __u16 temp;
  1690. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1691. if (channel->state == CH_STATE_DOWN) {
  1692. channel->state = CH_STATE_ACTIVATING;
  1693. goto out;
  1694. }
  1695. card = CARD_FROM_CDEV(channel->ccwdev);
  1696. if (qeth_check_idx_response(card, iob->data))
  1697. goto out;
  1698. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1699. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1700. case QETH_IDX_ACT_ERR_EXCL:
  1701. dev_err(&card->write.ccwdev->dev,
  1702. "The adapter is used exclusively by another "
  1703. "host\n");
  1704. break;
  1705. case QETH_IDX_ACT_ERR_AUTH:
  1706. case QETH_IDX_ACT_ERR_AUTH_USER:
  1707. dev_err(&card->read.ccwdev->dev,
  1708. "Setting the device online failed because of "
  1709. "insufficient authorization\n");
  1710. break;
  1711. default:
  1712. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1713. " negative reply\n",
  1714. dev_name(&card->read.ccwdev->dev));
  1715. }
  1716. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1717. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1718. goto out;
  1719. }
  1720. /**
  1721. * * temporary fix for microcode bug
  1722. * * to revert it,replace OR by AND
  1723. * */
  1724. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1725. (card->info.type == QETH_CARD_TYPE_OSD))
  1726. card->info.portname_required = 1;
  1727. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1728. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1729. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1730. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1731. dev_name(&card->read.ccwdev->dev),
  1732. card->info.func_level, temp);
  1733. goto out;
  1734. }
  1735. memcpy(&card->token.issuer_rm_r,
  1736. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1737. QETH_MPC_TOKEN_LENGTH);
  1738. memcpy(&card->info.mcl_level[0],
  1739. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1740. channel->state = CH_STATE_UP;
  1741. out:
  1742. qeth_release_buffer(channel, iob);
  1743. }
  1744. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1745. struct qeth_cmd_buffer *iob)
  1746. {
  1747. qeth_setup_ccw(&card->write, iob->data, len);
  1748. iob->callback = qeth_release_buffer;
  1749. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1750. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1751. card->seqno.trans_hdr++;
  1752. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1753. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1754. card->seqno.pdu_hdr++;
  1755. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1756. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1757. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1758. }
  1759. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1760. int qeth_send_control_data(struct qeth_card *card, int len,
  1761. struct qeth_cmd_buffer *iob,
  1762. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1763. unsigned long),
  1764. void *reply_param)
  1765. {
  1766. int rc;
  1767. unsigned long flags;
  1768. struct qeth_reply *reply = NULL;
  1769. unsigned long timeout, event_timeout;
  1770. struct qeth_ipa_cmd *cmd;
  1771. QETH_CARD_TEXT(card, 2, "sendctl");
  1772. if (card->read_or_write_problem) {
  1773. qeth_release_buffer(iob->channel, iob);
  1774. return -EIO;
  1775. }
  1776. reply = qeth_alloc_reply(card);
  1777. if (!reply) {
  1778. return -ENOMEM;
  1779. }
  1780. reply->callback = reply_cb;
  1781. reply->param = reply_param;
  1782. if (card->state == CARD_STATE_DOWN)
  1783. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1784. else
  1785. reply->seqno = card->seqno.ipa++;
  1786. init_waitqueue_head(&reply->wait_q);
  1787. spin_lock_irqsave(&card->lock, flags);
  1788. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1789. spin_unlock_irqrestore(&card->lock, flags);
  1790. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1791. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1792. qeth_prepare_control_data(card, len, iob);
  1793. if (IS_IPA(iob->data))
  1794. event_timeout = QETH_IPA_TIMEOUT;
  1795. else
  1796. event_timeout = QETH_TIMEOUT;
  1797. timeout = jiffies + event_timeout;
  1798. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1799. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1800. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1801. (addr_t) iob, 0, 0);
  1802. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1803. if (rc) {
  1804. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1805. "ccw_device_start rc = %i\n",
  1806. dev_name(&card->write.ccwdev->dev), rc);
  1807. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1808. spin_lock_irqsave(&card->lock, flags);
  1809. list_del_init(&reply->list);
  1810. qeth_put_reply(reply);
  1811. spin_unlock_irqrestore(&card->lock, flags);
  1812. qeth_release_buffer(iob->channel, iob);
  1813. atomic_set(&card->write.irq_pending, 0);
  1814. wake_up(&card->wait_q);
  1815. return rc;
  1816. }
  1817. /* we have only one long running ipassist, since we can ensure
  1818. process context of this command we can sleep */
  1819. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1820. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1821. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1822. if (!wait_event_timeout(reply->wait_q,
  1823. atomic_read(&reply->received), event_timeout))
  1824. goto time_err;
  1825. } else {
  1826. while (!atomic_read(&reply->received)) {
  1827. if (time_after(jiffies, timeout))
  1828. goto time_err;
  1829. cpu_relax();
  1830. }
  1831. }
  1832. if (reply->rc == -EIO)
  1833. goto error;
  1834. rc = reply->rc;
  1835. qeth_put_reply(reply);
  1836. return rc;
  1837. time_err:
  1838. reply->rc = -ETIME;
  1839. spin_lock_irqsave(&reply->card->lock, flags);
  1840. list_del_init(&reply->list);
  1841. spin_unlock_irqrestore(&reply->card->lock, flags);
  1842. atomic_inc(&reply->received);
  1843. error:
  1844. atomic_set(&card->write.irq_pending, 0);
  1845. qeth_release_buffer(iob->channel, iob);
  1846. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1847. rc = reply->rc;
  1848. qeth_put_reply(reply);
  1849. return rc;
  1850. }
  1851. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1852. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1853. unsigned long data)
  1854. {
  1855. struct qeth_cmd_buffer *iob;
  1856. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1857. iob = (struct qeth_cmd_buffer *) data;
  1858. memcpy(&card->token.cm_filter_r,
  1859. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1860. QETH_MPC_TOKEN_LENGTH);
  1861. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1862. return 0;
  1863. }
  1864. static int qeth_cm_enable(struct qeth_card *card)
  1865. {
  1866. int rc;
  1867. struct qeth_cmd_buffer *iob;
  1868. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1869. iob = qeth_wait_for_buffer(&card->write);
  1870. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1871. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1872. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1873. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1874. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1875. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1876. qeth_cm_enable_cb, NULL);
  1877. return rc;
  1878. }
  1879. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1880. unsigned long data)
  1881. {
  1882. struct qeth_cmd_buffer *iob;
  1883. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1884. iob = (struct qeth_cmd_buffer *) data;
  1885. memcpy(&card->token.cm_connection_r,
  1886. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1887. QETH_MPC_TOKEN_LENGTH);
  1888. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1889. return 0;
  1890. }
  1891. static int qeth_cm_setup(struct qeth_card *card)
  1892. {
  1893. int rc;
  1894. struct qeth_cmd_buffer *iob;
  1895. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1896. iob = qeth_wait_for_buffer(&card->write);
  1897. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1898. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1899. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1900. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1901. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1902. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1903. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1904. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1905. qeth_cm_setup_cb, NULL);
  1906. return rc;
  1907. }
  1908. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1909. {
  1910. switch (card->info.type) {
  1911. case QETH_CARD_TYPE_UNKNOWN:
  1912. return 1500;
  1913. case QETH_CARD_TYPE_IQD:
  1914. return card->info.max_mtu;
  1915. case QETH_CARD_TYPE_OSD:
  1916. switch (card->info.link_type) {
  1917. case QETH_LINK_TYPE_HSTR:
  1918. case QETH_LINK_TYPE_LANE_TR:
  1919. return 2000;
  1920. default:
  1921. return 1492;
  1922. }
  1923. case QETH_CARD_TYPE_OSM:
  1924. case QETH_CARD_TYPE_OSX:
  1925. return 1492;
  1926. default:
  1927. return 1500;
  1928. }
  1929. }
  1930. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1931. {
  1932. switch (framesize) {
  1933. case 0x4000:
  1934. return 8192;
  1935. case 0x6000:
  1936. return 16384;
  1937. case 0xa000:
  1938. return 32768;
  1939. case 0xffff:
  1940. return 57344;
  1941. default:
  1942. return 0;
  1943. }
  1944. }
  1945. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1946. {
  1947. switch (card->info.type) {
  1948. case QETH_CARD_TYPE_OSD:
  1949. case QETH_CARD_TYPE_OSM:
  1950. case QETH_CARD_TYPE_OSX:
  1951. case QETH_CARD_TYPE_IQD:
  1952. return ((mtu >= 576) &&
  1953. (mtu <= card->info.max_mtu));
  1954. case QETH_CARD_TYPE_OSN:
  1955. case QETH_CARD_TYPE_UNKNOWN:
  1956. default:
  1957. return 1;
  1958. }
  1959. }
  1960. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1961. unsigned long data)
  1962. {
  1963. __u16 mtu, framesize;
  1964. __u16 len;
  1965. __u8 link_type;
  1966. struct qeth_cmd_buffer *iob;
  1967. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1968. iob = (struct qeth_cmd_buffer *) data;
  1969. memcpy(&card->token.ulp_filter_r,
  1970. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1971. QETH_MPC_TOKEN_LENGTH);
  1972. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1973. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1974. mtu = qeth_get_mtu_outof_framesize(framesize);
  1975. if (!mtu) {
  1976. iob->rc = -EINVAL;
  1977. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1978. return 0;
  1979. }
  1980. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1981. /* frame size has changed */
  1982. if (card->dev &&
  1983. ((card->dev->mtu == card->info.initial_mtu) ||
  1984. (card->dev->mtu > mtu)))
  1985. card->dev->mtu = mtu;
  1986. qeth_free_qdio_buffers(card);
  1987. }
  1988. card->info.initial_mtu = mtu;
  1989. card->info.max_mtu = mtu;
  1990. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1991. } else {
  1992. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1993. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1994. iob->data);
  1995. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1996. }
  1997. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1998. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1999. memcpy(&link_type,
  2000. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  2001. card->info.link_type = link_type;
  2002. } else
  2003. card->info.link_type = 0;
  2004. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  2005. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2006. return 0;
  2007. }
  2008. static int qeth_ulp_enable(struct qeth_card *card)
  2009. {
  2010. int rc;
  2011. char prot_type;
  2012. struct qeth_cmd_buffer *iob;
  2013. /*FIXME: trace view callbacks*/
  2014. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  2015. iob = qeth_wait_for_buffer(&card->write);
  2016. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  2017. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  2018. (__u8) card->info.portno;
  2019. if (card->options.layer2)
  2020. if (card->info.type == QETH_CARD_TYPE_OSN)
  2021. prot_type = QETH_PROT_OSN2;
  2022. else
  2023. prot_type = QETH_PROT_LAYER2;
  2024. else
  2025. prot_type = QETH_PROT_TCPIP;
  2026. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  2027. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  2028. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2029. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  2030. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2031. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  2032. card->info.portname, 9);
  2033. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2034. qeth_ulp_enable_cb, NULL);
  2035. return rc;
  2036. }
  2037. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2038. unsigned long data)
  2039. {
  2040. struct qeth_cmd_buffer *iob;
  2041. int rc = 0;
  2042. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2043. iob = (struct qeth_cmd_buffer *) data;
  2044. memcpy(&card->token.ulp_connection_r,
  2045. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2046. QETH_MPC_TOKEN_LENGTH);
  2047. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2048. 3)) {
  2049. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2050. dev_err(&card->gdev->dev, "A connection could not be "
  2051. "established because of an OLM limit\n");
  2052. iob->rc = -EMLINK;
  2053. }
  2054. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2055. return rc;
  2056. }
  2057. static int qeth_ulp_setup(struct qeth_card *card)
  2058. {
  2059. int rc;
  2060. __u16 temp;
  2061. struct qeth_cmd_buffer *iob;
  2062. struct ccw_dev_id dev_id;
  2063. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2064. iob = qeth_wait_for_buffer(&card->write);
  2065. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2066. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2067. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2068. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2069. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2070. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2071. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2072. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2073. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2074. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2075. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2076. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2077. qeth_ulp_setup_cb, NULL);
  2078. return rc;
  2079. }
  2080. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2081. {
  2082. int rc;
  2083. struct qeth_qdio_out_buffer *newbuf;
  2084. rc = 0;
  2085. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2086. if (!newbuf) {
  2087. rc = -ENOMEM;
  2088. goto out;
  2089. }
  2090. newbuf->buffer = &q->qdio_bufs[bidx];
  2091. skb_queue_head_init(&newbuf->skb_list);
  2092. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2093. newbuf->q = q;
  2094. newbuf->aob = NULL;
  2095. newbuf->next_pending = q->bufs[bidx];
  2096. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2097. q->bufs[bidx] = newbuf;
  2098. if (q->bufstates) {
  2099. q->bufstates[bidx].user = newbuf;
  2100. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2101. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2102. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2103. (long) newbuf->next_pending);
  2104. }
  2105. out:
  2106. return rc;
  2107. }
  2108. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2109. {
  2110. int i, j;
  2111. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2112. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2113. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2114. return 0;
  2115. card->qdio.in_q = kzalloc(sizeof(struct qeth_qdio_q),
  2116. GFP_KERNEL);
  2117. if (!card->qdio.in_q)
  2118. goto out_nomem;
  2119. QETH_DBF_TEXT(SETUP, 2, "inq");
  2120. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  2121. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2122. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2123. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  2124. card->qdio.in_q->bufs[i].buffer =
  2125. &card->qdio.in_q->qdio_bufs[i];
  2126. card->qdio.in_q->bufs[i].rx_skb = NULL;
  2127. }
  2128. /* inbound buffer pool */
  2129. if (qeth_alloc_buffer_pool(card))
  2130. goto out_freeinq;
  2131. /* outbound */
  2132. card->qdio.out_qs =
  2133. kzalloc(card->qdio.no_out_queues *
  2134. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2135. if (!card->qdio.out_qs)
  2136. goto out_freepool;
  2137. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2138. card->qdio.out_qs[i] = kzalloc(sizeof(struct qeth_qdio_out_q),
  2139. GFP_KERNEL);
  2140. if (!card->qdio.out_qs[i])
  2141. goto out_freeoutq;
  2142. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2143. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2144. card->qdio.out_qs[i]->queue_no = i;
  2145. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2146. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2147. BUG_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2148. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2149. goto out_freeoutqbufs;
  2150. }
  2151. }
  2152. /* completion */
  2153. if (qeth_alloc_cq(card))
  2154. goto out_freeoutq;
  2155. return 0;
  2156. out_freeoutqbufs:
  2157. while (j > 0) {
  2158. --j;
  2159. kmem_cache_free(qeth_qdio_outbuf_cache,
  2160. card->qdio.out_qs[i]->bufs[j]);
  2161. card->qdio.out_qs[i]->bufs[j] = NULL;
  2162. }
  2163. out_freeoutq:
  2164. while (i > 0) {
  2165. kfree(card->qdio.out_qs[--i]);
  2166. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2167. }
  2168. kfree(card->qdio.out_qs);
  2169. card->qdio.out_qs = NULL;
  2170. out_freepool:
  2171. qeth_free_buffer_pool(card);
  2172. out_freeinq:
  2173. kfree(card->qdio.in_q);
  2174. card->qdio.in_q = NULL;
  2175. out_nomem:
  2176. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2177. return -ENOMEM;
  2178. }
  2179. static void qeth_create_qib_param_field(struct qeth_card *card,
  2180. char *param_field)
  2181. {
  2182. param_field[0] = _ascebc['P'];
  2183. param_field[1] = _ascebc['C'];
  2184. param_field[2] = _ascebc['I'];
  2185. param_field[3] = _ascebc['T'];
  2186. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2187. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2188. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2189. }
  2190. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2191. char *param_field)
  2192. {
  2193. param_field[16] = _ascebc['B'];
  2194. param_field[17] = _ascebc['L'];
  2195. param_field[18] = _ascebc['K'];
  2196. param_field[19] = _ascebc['T'];
  2197. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2198. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2199. *((unsigned int *) (&param_field[28])) =
  2200. card->info.blkt.inter_packet_jumbo;
  2201. }
  2202. static int qeth_qdio_activate(struct qeth_card *card)
  2203. {
  2204. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2205. return qdio_activate(CARD_DDEV(card));
  2206. }
  2207. static int qeth_dm_act(struct qeth_card *card)
  2208. {
  2209. int rc;
  2210. struct qeth_cmd_buffer *iob;
  2211. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2212. iob = qeth_wait_for_buffer(&card->write);
  2213. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2214. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2215. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2216. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2217. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2218. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2219. return rc;
  2220. }
  2221. static int qeth_mpc_initialize(struct qeth_card *card)
  2222. {
  2223. int rc;
  2224. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2225. rc = qeth_issue_next_read(card);
  2226. if (rc) {
  2227. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2228. return rc;
  2229. }
  2230. rc = qeth_cm_enable(card);
  2231. if (rc) {
  2232. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2233. goto out_qdio;
  2234. }
  2235. rc = qeth_cm_setup(card);
  2236. if (rc) {
  2237. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2238. goto out_qdio;
  2239. }
  2240. rc = qeth_ulp_enable(card);
  2241. if (rc) {
  2242. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2243. goto out_qdio;
  2244. }
  2245. rc = qeth_ulp_setup(card);
  2246. if (rc) {
  2247. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2248. goto out_qdio;
  2249. }
  2250. rc = qeth_alloc_qdio_buffers(card);
  2251. if (rc) {
  2252. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2253. goto out_qdio;
  2254. }
  2255. rc = qeth_qdio_establish(card);
  2256. if (rc) {
  2257. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2258. qeth_free_qdio_buffers(card);
  2259. goto out_qdio;
  2260. }
  2261. rc = qeth_qdio_activate(card);
  2262. if (rc) {
  2263. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2264. goto out_qdio;
  2265. }
  2266. rc = qeth_dm_act(card);
  2267. if (rc) {
  2268. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2269. goto out_qdio;
  2270. }
  2271. return 0;
  2272. out_qdio:
  2273. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2274. return rc;
  2275. }
  2276. static void qeth_print_status_with_portname(struct qeth_card *card)
  2277. {
  2278. char dbf_text[15];
  2279. int i;
  2280. sprintf(dbf_text, "%s", card->info.portname + 1);
  2281. for (i = 0; i < 8; i++)
  2282. dbf_text[i] =
  2283. (char) _ebcasc[(__u8) dbf_text[i]];
  2284. dbf_text[8] = 0;
  2285. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  2286. "with link type %s (portname: %s)\n",
  2287. qeth_get_cardname(card),
  2288. (card->info.mcl_level[0]) ? " (level: " : "",
  2289. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2290. (card->info.mcl_level[0]) ? ")" : "",
  2291. qeth_get_cardname_short(card),
  2292. dbf_text);
  2293. }
  2294. static void qeth_print_status_no_portname(struct qeth_card *card)
  2295. {
  2296. if (card->info.portname[0])
  2297. dev_info(&card->gdev->dev, "Device is a%s "
  2298. "card%s%s%s\nwith link type %s "
  2299. "(no portname needed by interface).\n",
  2300. qeth_get_cardname(card),
  2301. (card->info.mcl_level[0]) ? " (level: " : "",
  2302. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2303. (card->info.mcl_level[0]) ? ")" : "",
  2304. qeth_get_cardname_short(card));
  2305. else
  2306. dev_info(&card->gdev->dev, "Device is a%s "
  2307. "card%s%s%s\nwith link type %s.\n",
  2308. qeth_get_cardname(card),
  2309. (card->info.mcl_level[0]) ? " (level: " : "",
  2310. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2311. (card->info.mcl_level[0]) ? ")" : "",
  2312. qeth_get_cardname_short(card));
  2313. }
  2314. void qeth_print_status_message(struct qeth_card *card)
  2315. {
  2316. switch (card->info.type) {
  2317. case QETH_CARD_TYPE_OSD:
  2318. case QETH_CARD_TYPE_OSM:
  2319. case QETH_CARD_TYPE_OSX:
  2320. /* VM will use a non-zero first character
  2321. * to indicate a HiperSockets like reporting
  2322. * of the level OSA sets the first character to zero
  2323. * */
  2324. if (!card->info.mcl_level[0]) {
  2325. sprintf(card->info.mcl_level, "%02x%02x",
  2326. card->info.mcl_level[2],
  2327. card->info.mcl_level[3]);
  2328. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2329. break;
  2330. }
  2331. /* fallthrough */
  2332. case QETH_CARD_TYPE_IQD:
  2333. if ((card->info.guestlan) ||
  2334. (card->info.mcl_level[0] & 0x80)) {
  2335. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2336. card->info.mcl_level[0]];
  2337. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2338. card->info.mcl_level[1]];
  2339. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2340. card->info.mcl_level[2]];
  2341. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2342. card->info.mcl_level[3]];
  2343. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2344. }
  2345. break;
  2346. default:
  2347. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2348. }
  2349. if (card->info.portname_required)
  2350. qeth_print_status_with_portname(card);
  2351. else
  2352. qeth_print_status_no_portname(card);
  2353. }
  2354. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2355. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2356. {
  2357. struct qeth_buffer_pool_entry *entry;
  2358. QETH_CARD_TEXT(card, 5, "inwrklst");
  2359. list_for_each_entry(entry,
  2360. &card->qdio.init_pool.entry_list, init_list) {
  2361. qeth_put_buffer_pool_entry(card, entry);
  2362. }
  2363. }
  2364. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2365. struct qeth_card *card)
  2366. {
  2367. struct list_head *plh;
  2368. struct qeth_buffer_pool_entry *entry;
  2369. int i, free;
  2370. struct page *page;
  2371. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2372. return NULL;
  2373. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2374. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2375. free = 1;
  2376. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2377. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2378. free = 0;
  2379. break;
  2380. }
  2381. }
  2382. if (free) {
  2383. list_del_init(&entry->list);
  2384. return entry;
  2385. }
  2386. }
  2387. /* no free buffer in pool so take first one and swap pages */
  2388. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2389. struct qeth_buffer_pool_entry, list);
  2390. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2391. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2392. page = alloc_page(GFP_ATOMIC);
  2393. if (!page) {
  2394. return NULL;
  2395. } else {
  2396. free_page((unsigned long)entry->elements[i]);
  2397. entry->elements[i] = page_address(page);
  2398. if (card->options.performance_stats)
  2399. card->perf_stats.sg_alloc_page_rx++;
  2400. }
  2401. }
  2402. }
  2403. list_del_init(&entry->list);
  2404. return entry;
  2405. }
  2406. static int qeth_init_input_buffer(struct qeth_card *card,
  2407. struct qeth_qdio_buffer *buf)
  2408. {
  2409. struct qeth_buffer_pool_entry *pool_entry;
  2410. int i;
  2411. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2412. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2413. if (!buf->rx_skb)
  2414. return 1;
  2415. }
  2416. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2417. if (!pool_entry)
  2418. return 1;
  2419. /*
  2420. * since the buffer is accessed only from the input_tasklet
  2421. * there shouldn't be a need to synchronize; also, since we use
  2422. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2423. * buffers
  2424. */
  2425. buf->pool_entry = pool_entry;
  2426. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2427. buf->buffer->element[i].length = PAGE_SIZE;
  2428. buf->buffer->element[i].addr = pool_entry->elements[i];
  2429. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2430. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2431. else
  2432. buf->buffer->element[i].eflags = 0;
  2433. buf->buffer->element[i].sflags = 0;
  2434. }
  2435. return 0;
  2436. }
  2437. int qeth_init_qdio_queues(struct qeth_card *card)
  2438. {
  2439. int i, j;
  2440. int rc;
  2441. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2442. /* inbound queue */
  2443. memset(card->qdio.in_q->qdio_bufs, 0,
  2444. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2445. qeth_initialize_working_pool_list(card);
  2446. /*give only as many buffers to hardware as we have buffer pool entries*/
  2447. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2448. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2449. card->qdio.in_q->next_buf_to_init =
  2450. card->qdio.in_buf_pool.buf_count - 1;
  2451. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2452. card->qdio.in_buf_pool.buf_count - 1);
  2453. if (rc) {
  2454. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2455. return rc;
  2456. }
  2457. /* completion */
  2458. rc = qeth_cq_init(card);
  2459. if (rc) {
  2460. return rc;
  2461. }
  2462. /* outbound queue */
  2463. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2464. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2465. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2466. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2467. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2468. card->qdio.out_qs[i]->bufs[j],
  2469. QETH_QDIO_BUF_EMPTY);
  2470. }
  2471. card->qdio.out_qs[i]->card = card;
  2472. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2473. card->qdio.out_qs[i]->do_pack = 0;
  2474. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2475. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2476. atomic_set(&card->qdio.out_qs[i]->state,
  2477. QETH_OUT_Q_UNLOCKED);
  2478. }
  2479. return 0;
  2480. }
  2481. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2482. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2483. {
  2484. switch (link_type) {
  2485. case QETH_LINK_TYPE_HSTR:
  2486. return 2;
  2487. default:
  2488. return 1;
  2489. }
  2490. }
  2491. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2492. struct qeth_ipa_cmd *cmd, __u8 command,
  2493. enum qeth_prot_versions prot)
  2494. {
  2495. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2496. cmd->hdr.command = command;
  2497. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2498. cmd->hdr.seqno = card->seqno.ipa;
  2499. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2500. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2501. if (card->options.layer2)
  2502. cmd->hdr.prim_version_no = 2;
  2503. else
  2504. cmd->hdr.prim_version_no = 1;
  2505. cmd->hdr.param_count = 1;
  2506. cmd->hdr.prot_version = prot;
  2507. cmd->hdr.ipa_supported = 0;
  2508. cmd->hdr.ipa_enabled = 0;
  2509. }
  2510. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2511. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2512. {
  2513. struct qeth_cmd_buffer *iob;
  2514. struct qeth_ipa_cmd *cmd;
  2515. iob = qeth_wait_for_buffer(&card->write);
  2516. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2517. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2518. return iob;
  2519. }
  2520. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2521. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2522. char prot_type)
  2523. {
  2524. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2525. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2526. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2527. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2528. }
  2529. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2530. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2531. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2532. unsigned long),
  2533. void *reply_param)
  2534. {
  2535. int rc;
  2536. char prot_type;
  2537. QETH_CARD_TEXT(card, 4, "sendipa");
  2538. if (card->options.layer2)
  2539. if (card->info.type == QETH_CARD_TYPE_OSN)
  2540. prot_type = QETH_PROT_OSN2;
  2541. else
  2542. prot_type = QETH_PROT_LAYER2;
  2543. else
  2544. prot_type = QETH_PROT_TCPIP;
  2545. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2546. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2547. iob, reply_cb, reply_param);
  2548. if (rc == -ETIME) {
  2549. qeth_clear_ipacmd_list(card);
  2550. qeth_schedule_recovery(card);
  2551. }
  2552. return rc;
  2553. }
  2554. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2555. int qeth_send_startlan(struct qeth_card *card)
  2556. {
  2557. int rc;
  2558. struct qeth_cmd_buffer *iob;
  2559. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2560. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2561. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2562. return rc;
  2563. }
  2564. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2565. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2566. struct qeth_reply *reply, unsigned long data)
  2567. {
  2568. struct qeth_ipa_cmd *cmd;
  2569. QETH_CARD_TEXT(card, 4, "defadpcb");
  2570. cmd = (struct qeth_ipa_cmd *) data;
  2571. if (cmd->hdr.return_code == 0)
  2572. cmd->hdr.return_code =
  2573. cmd->data.setadapterparms.hdr.return_code;
  2574. return 0;
  2575. }
  2576. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2577. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2578. struct qeth_reply *reply, unsigned long data)
  2579. {
  2580. struct qeth_ipa_cmd *cmd;
  2581. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2582. cmd = (struct qeth_ipa_cmd *) data;
  2583. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2584. card->info.link_type =
  2585. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2586. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2587. }
  2588. card->options.adp.supported_funcs =
  2589. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2590. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2591. }
  2592. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2593. __u32 command, __u32 cmdlen)
  2594. {
  2595. struct qeth_cmd_buffer *iob;
  2596. struct qeth_ipa_cmd *cmd;
  2597. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2598. QETH_PROT_IPV4);
  2599. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2600. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2601. cmd->data.setadapterparms.hdr.command_code = command;
  2602. cmd->data.setadapterparms.hdr.used_total = 1;
  2603. cmd->data.setadapterparms.hdr.seq_no = 1;
  2604. return iob;
  2605. }
  2606. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2607. int qeth_query_setadapterparms(struct qeth_card *card)
  2608. {
  2609. int rc;
  2610. struct qeth_cmd_buffer *iob;
  2611. QETH_CARD_TEXT(card, 3, "queryadp");
  2612. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2613. sizeof(struct qeth_ipacmd_setadpparms));
  2614. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2615. return rc;
  2616. }
  2617. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2618. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2619. struct qeth_reply *reply, unsigned long data)
  2620. {
  2621. struct qeth_ipa_cmd *cmd;
  2622. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2623. cmd = (struct qeth_ipa_cmd *) data;
  2624. switch (cmd->hdr.return_code) {
  2625. case IPA_RC_NOTSUPP:
  2626. case IPA_RC_L2_UNSUPPORTED_CMD:
  2627. QETH_DBF_TEXT(SETUP, 2, "ipaunsup");
  2628. card->options.ipa4.supported_funcs |= IPA_SETADAPTERPARMS;
  2629. card->options.ipa6.supported_funcs |= IPA_SETADAPTERPARMS;
  2630. return -0;
  2631. default:
  2632. if (cmd->hdr.return_code) {
  2633. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Unhandled "
  2634. "rc=%d\n",
  2635. dev_name(&card->gdev->dev),
  2636. cmd->hdr.return_code);
  2637. return 0;
  2638. }
  2639. }
  2640. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2641. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2642. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2643. } else if (cmd->hdr.prot_version == QETH_PROT_IPV6) {
  2644. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2645. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2646. } else
  2647. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Flawed LIC detected"
  2648. "\n", dev_name(&card->gdev->dev));
  2649. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2650. QETH_DBF_TEXT_(SETUP, 2, "%08x", (__u32)cmd->hdr.ipa_supported);
  2651. QETH_DBF_TEXT_(SETUP, 2, "%08x", (__u32)cmd->hdr.ipa_enabled);
  2652. return 0;
  2653. }
  2654. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2655. {
  2656. int rc;
  2657. struct qeth_cmd_buffer *iob;
  2658. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2659. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2660. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2661. return rc;
  2662. }
  2663. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2664. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2665. struct qeth_reply *reply, unsigned long data)
  2666. {
  2667. struct qeth_ipa_cmd *cmd;
  2668. __u16 rc;
  2669. cmd = (struct qeth_ipa_cmd *)data;
  2670. rc = cmd->hdr.return_code;
  2671. if (rc)
  2672. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2673. else
  2674. card->info.diagass_support = cmd->data.diagass.ext;
  2675. return 0;
  2676. }
  2677. static int qeth_query_setdiagass(struct qeth_card *card)
  2678. {
  2679. struct qeth_cmd_buffer *iob;
  2680. struct qeth_ipa_cmd *cmd;
  2681. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2682. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2683. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2684. cmd->data.diagass.subcmd_len = 16;
  2685. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2686. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2687. }
  2688. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2689. {
  2690. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2691. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2692. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2693. struct ccw_dev_id ccwid;
  2694. int level;
  2695. tid->chpid = card->info.chpid;
  2696. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2697. tid->ssid = ccwid.ssid;
  2698. tid->devno = ccwid.devno;
  2699. if (!info)
  2700. return;
  2701. level = stsi(NULL, 0, 0, 0);
  2702. if ((level >= 2) && (stsi(info222, 2, 2, 2) == 0))
  2703. tid->lparnr = info222->lpar_number;
  2704. if ((level >= 3) && (stsi(info322, 3, 2, 2) == 0)) {
  2705. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2706. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2707. }
  2708. free_page(info);
  2709. return;
  2710. }
  2711. static int qeth_hw_trap_cb(struct qeth_card *card,
  2712. struct qeth_reply *reply, unsigned long data)
  2713. {
  2714. struct qeth_ipa_cmd *cmd;
  2715. __u16 rc;
  2716. cmd = (struct qeth_ipa_cmd *)data;
  2717. rc = cmd->hdr.return_code;
  2718. if (rc)
  2719. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2720. return 0;
  2721. }
  2722. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2723. {
  2724. struct qeth_cmd_buffer *iob;
  2725. struct qeth_ipa_cmd *cmd;
  2726. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2727. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2728. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2729. cmd->data.diagass.subcmd_len = 80;
  2730. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2731. cmd->data.diagass.type = 1;
  2732. cmd->data.diagass.action = action;
  2733. switch (action) {
  2734. case QETH_DIAGS_TRAP_ARM:
  2735. cmd->data.diagass.options = 0x0003;
  2736. cmd->data.diagass.ext = 0x00010000 +
  2737. sizeof(struct qeth_trap_id);
  2738. qeth_get_trap_id(card,
  2739. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2740. break;
  2741. case QETH_DIAGS_TRAP_DISARM:
  2742. cmd->data.diagass.options = 0x0001;
  2743. break;
  2744. case QETH_DIAGS_TRAP_CAPTURE:
  2745. break;
  2746. }
  2747. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2748. }
  2749. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2750. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2751. unsigned int qdio_error, const char *dbftext)
  2752. {
  2753. if (qdio_error) {
  2754. QETH_CARD_TEXT(card, 2, dbftext);
  2755. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2756. buf->element[15].sflags);
  2757. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2758. buf->element[14].sflags);
  2759. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2760. if ((buf->element[15].sflags) == 0x12) {
  2761. card->stats.rx_dropped++;
  2762. return 0;
  2763. } else
  2764. return 1;
  2765. }
  2766. return 0;
  2767. }
  2768. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2769. void qeth_buffer_reclaim_work(struct work_struct *work)
  2770. {
  2771. struct qeth_card *card = container_of(work, struct qeth_card,
  2772. buffer_reclaim_work.work);
  2773. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2774. qeth_queue_input_buffer(card, card->reclaim_index);
  2775. }
  2776. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2777. {
  2778. struct qeth_qdio_q *queue = card->qdio.in_q;
  2779. struct list_head *lh;
  2780. int count;
  2781. int i;
  2782. int rc;
  2783. int newcount = 0;
  2784. count = (index < queue->next_buf_to_init)?
  2785. card->qdio.in_buf_pool.buf_count -
  2786. (queue->next_buf_to_init - index) :
  2787. card->qdio.in_buf_pool.buf_count -
  2788. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2789. /* only requeue at a certain threshold to avoid SIGAs */
  2790. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2791. for (i = queue->next_buf_to_init;
  2792. i < queue->next_buf_to_init + count; ++i) {
  2793. if (qeth_init_input_buffer(card,
  2794. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2795. break;
  2796. } else {
  2797. newcount++;
  2798. }
  2799. }
  2800. if (newcount < count) {
  2801. /* we are in memory shortage so we switch back to
  2802. traditional skb allocation and drop packages */
  2803. atomic_set(&card->force_alloc_skb, 3);
  2804. count = newcount;
  2805. } else {
  2806. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2807. }
  2808. if (!count) {
  2809. i = 0;
  2810. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2811. i++;
  2812. if (i == card->qdio.in_buf_pool.buf_count) {
  2813. QETH_CARD_TEXT(card, 2, "qsarbw");
  2814. card->reclaim_index = index;
  2815. schedule_delayed_work(
  2816. &card->buffer_reclaim_work,
  2817. QETH_RECLAIM_WORK_TIME);
  2818. }
  2819. return;
  2820. }
  2821. /*
  2822. * according to old code it should be avoided to requeue all
  2823. * 128 buffers in order to benefit from PCI avoidance.
  2824. * this function keeps at least one buffer (the buffer at
  2825. * 'index') un-requeued -> this buffer is the first buffer that
  2826. * will be requeued the next time
  2827. */
  2828. if (card->options.performance_stats) {
  2829. card->perf_stats.inbound_do_qdio_cnt++;
  2830. card->perf_stats.inbound_do_qdio_start_time =
  2831. qeth_get_micros();
  2832. }
  2833. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2834. queue->next_buf_to_init, count);
  2835. if (card->options.performance_stats)
  2836. card->perf_stats.inbound_do_qdio_time +=
  2837. qeth_get_micros() -
  2838. card->perf_stats.inbound_do_qdio_start_time;
  2839. if (rc) {
  2840. QETH_CARD_TEXT(card, 2, "qinberr");
  2841. }
  2842. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2843. QDIO_MAX_BUFFERS_PER_Q;
  2844. }
  2845. }
  2846. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2847. static int qeth_handle_send_error(struct qeth_card *card,
  2848. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2849. {
  2850. int sbalf15 = buffer->buffer->element[15].sflags;
  2851. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2852. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2853. if (sbalf15 == 0) {
  2854. qdio_err = 0;
  2855. } else {
  2856. qdio_err = 1;
  2857. }
  2858. }
  2859. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2860. if (!qdio_err)
  2861. return QETH_SEND_ERROR_NONE;
  2862. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2863. return QETH_SEND_ERROR_RETRY;
  2864. QETH_CARD_TEXT(card, 1, "lnkfail");
  2865. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2866. (u16)qdio_err, (u8)sbalf15);
  2867. return QETH_SEND_ERROR_LINK_FAILURE;
  2868. }
  2869. /*
  2870. * Switched to packing state if the number of used buffers on a queue
  2871. * reaches a certain limit.
  2872. */
  2873. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2874. {
  2875. if (!queue->do_pack) {
  2876. if (atomic_read(&queue->used_buffers)
  2877. >= QETH_HIGH_WATERMARK_PACK){
  2878. /* switch non-PACKING -> PACKING */
  2879. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2880. if (queue->card->options.performance_stats)
  2881. queue->card->perf_stats.sc_dp_p++;
  2882. queue->do_pack = 1;
  2883. }
  2884. }
  2885. }
  2886. /*
  2887. * Switches from packing to non-packing mode. If there is a packing
  2888. * buffer on the queue this buffer will be prepared to be flushed.
  2889. * In that case 1 is returned to inform the caller. If no buffer
  2890. * has to be flushed, zero is returned.
  2891. */
  2892. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2893. {
  2894. struct qeth_qdio_out_buffer *buffer;
  2895. int flush_count = 0;
  2896. if (queue->do_pack) {
  2897. if (atomic_read(&queue->used_buffers)
  2898. <= QETH_LOW_WATERMARK_PACK) {
  2899. /* switch PACKING -> non-PACKING */
  2900. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2901. if (queue->card->options.performance_stats)
  2902. queue->card->perf_stats.sc_p_dp++;
  2903. queue->do_pack = 0;
  2904. /* flush packing buffers */
  2905. buffer = queue->bufs[queue->next_buf_to_fill];
  2906. if ((atomic_read(&buffer->state) ==
  2907. QETH_QDIO_BUF_EMPTY) &&
  2908. (buffer->next_element_to_fill > 0)) {
  2909. atomic_set(&buffer->state,
  2910. QETH_QDIO_BUF_PRIMED);
  2911. flush_count++;
  2912. queue->next_buf_to_fill =
  2913. (queue->next_buf_to_fill + 1) %
  2914. QDIO_MAX_BUFFERS_PER_Q;
  2915. }
  2916. }
  2917. }
  2918. return flush_count;
  2919. }
  2920. /*
  2921. * Called to flush a packing buffer if no more pci flags are on the queue.
  2922. * Checks if there is a packing buffer and prepares it to be flushed.
  2923. * In that case returns 1, otherwise zero.
  2924. */
  2925. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2926. {
  2927. struct qeth_qdio_out_buffer *buffer;
  2928. buffer = queue->bufs[queue->next_buf_to_fill];
  2929. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2930. (buffer->next_element_to_fill > 0)) {
  2931. /* it's a packing buffer */
  2932. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2933. queue->next_buf_to_fill =
  2934. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2935. return 1;
  2936. }
  2937. return 0;
  2938. }
  2939. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2940. int count)
  2941. {
  2942. struct qeth_qdio_out_buffer *buf;
  2943. int rc;
  2944. int i;
  2945. unsigned int qdio_flags;
  2946. for (i = index; i < index + count; ++i) {
  2947. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  2948. buf = queue->bufs[bidx];
  2949. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2950. SBAL_EFLAGS_LAST_ENTRY;
  2951. if (queue->bufstates)
  2952. queue->bufstates[bidx].user = buf;
  2953. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2954. continue;
  2955. if (!queue->do_pack) {
  2956. if ((atomic_read(&queue->used_buffers) >=
  2957. (QETH_HIGH_WATERMARK_PACK -
  2958. QETH_WATERMARK_PACK_FUZZ)) &&
  2959. !atomic_read(&queue->set_pci_flags_count)) {
  2960. /* it's likely that we'll go to packing
  2961. * mode soon */
  2962. atomic_inc(&queue->set_pci_flags_count);
  2963. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2964. }
  2965. } else {
  2966. if (!atomic_read(&queue->set_pci_flags_count)) {
  2967. /*
  2968. * there's no outstanding PCI any more, so we
  2969. * have to request a PCI to be sure the the PCI
  2970. * will wake at some time in the future then we
  2971. * can flush packed buffers that might still be
  2972. * hanging around, which can happen if no
  2973. * further send was requested by the stack
  2974. */
  2975. atomic_inc(&queue->set_pci_flags_count);
  2976. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2977. }
  2978. }
  2979. }
  2980. queue->card->dev->trans_start = jiffies;
  2981. if (queue->card->options.performance_stats) {
  2982. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2983. queue->card->perf_stats.outbound_do_qdio_start_time =
  2984. qeth_get_micros();
  2985. }
  2986. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2987. if (atomic_read(&queue->set_pci_flags_count))
  2988. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2989. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2990. queue->queue_no, index, count);
  2991. if (queue->card->options.performance_stats)
  2992. queue->card->perf_stats.outbound_do_qdio_time +=
  2993. qeth_get_micros() -
  2994. queue->card->perf_stats.outbound_do_qdio_start_time;
  2995. atomic_add(count, &queue->used_buffers);
  2996. if (rc) {
  2997. queue->card->stats.tx_errors += count;
  2998. /* ignore temporary SIGA errors without busy condition */
  2999. if (rc == -ENOBUFS)
  3000. return;
  3001. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  3002. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  3003. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  3004. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  3005. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  3006. /* this must not happen under normal circumstances. if it
  3007. * happens something is really wrong -> recover */
  3008. qeth_schedule_recovery(queue->card);
  3009. return;
  3010. }
  3011. if (queue->card->options.performance_stats)
  3012. queue->card->perf_stats.bufs_sent += count;
  3013. }
  3014. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  3015. {
  3016. int index;
  3017. int flush_cnt = 0;
  3018. int q_was_packing = 0;
  3019. /*
  3020. * check if weed have to switch to non-packing mode or if
  3021. * we have to get a pci flag out on the queue
  3022. */
  3023. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  3024. !atomic_read(&queue->set_pci_flags_count)) {
  3025. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  3026. QETH_OUT_Q_UNLOCKED) {
  3027. /*
  3028. * If we get in here, there was no action in
  3029. * do_send_packet. So, we check if there is a
  3030. * packing buffer to be flushed here.
  3031. */
  3032. netif_stop_queue(queue->card->dev);
  3033. index = queue->next_buf_to_fill;
  3034. q_was_packing = queue->do_pack;
  3035. /* queue->do_pack may change */
  3036. barrier();
  3037. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  3038. if (!flush_cnt &&
  3039. !atomic_read(&queue->set_pci_flags_count))
  3040. flush_cnt +=
  3041. qeth_flush_buffers_on_no_pci(queue);
  3042. if (queue->card->options.performance_stats &&
  3043. q_was_packing)
  3044. queue->card->perf_stats.bufs_sent_pack +=
  3045. flush_cnt;
  3046. if (flush_cnt)
  3047. qeth_flush_buffers(queue, index, flush_cnt);
  3048. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3049. }
  3050. }
  3051. }
  3052. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3053. unsigned long card_ptr)
  3054. {
  3055. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3056. if (card->dev && (card->dev->flags & IFF_UP))
  3057. napi_schedule(&card->napi);
  3058. }
  3059. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3060. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3061. {
  3062. int rc;
  3063. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3064. rc = -1;
  3065. goto out;
  3066. } else {
  3067. if (card->options.cq == cq) {
  3068. rc = 0;
  3069. goto out;
  3070. }
  3071. if (card->state != CARD_STATE_DOWN &&
  3072. card->state != CARD_STATE_RECOVER) {
  3073. rc = -1;
  3074. goto out;
  3075. }
  3076. qeth_free_qdio_buffers(card);
  3077. card->options.cq = cq;
  3078. rc = 0;
  3079. }
  3080. out:
  3081. return rc;
  3082. }
  3083. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3084. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3085. unsigned int qdio_err,
  3086. unsigned int queue, int first_element, int count) {
  3087. struct qeth_qdio_q *cq = card->qdio.c_q;
  3088. int i;
  3089. int rc;
  3090. if (!qeth_is_cq(card, queue))
  3091. goto out;
  3092. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3093. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3094. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3095. if (qdio_err) {
  3096. netif_stop_queue(card->dev);
  3097. qeth_schedule_recovery(card);
  3098. goto out;
  3099. }
  3100. if (card->options.performance_stats) {
  3101. card->perf_stats.cq_cnt++;
  3102. card->perf_stats.cq_start_time = qeth_get_micros();
  3103. }
  3104. for (i = first_element; i < first_element + count; ++i) {
  3105. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3106. struct qdio_buffer *buffer = &cq->qdio_bufs[bidx];
  3107. int e;
  3108. e = 0;
  3109. while (buffer->element[e].addr) {
  3110. unsigned long phys_aob_addr;
  3111. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3112. qeth_qdio_handle_aob(card, phys_aob_addr);
  3113. buffer->element[e].addr = NULL;
  3114. buffer->element[e].eflags = 0;
  3115. buffer->element[e].sflags = 0;
  3116. buffer->element[e].length = 0;
  3117. ++e;
  3118. }
  3119. buffer->element[15].eflags = 0;
  3120. buffer->element[15].sflags = 0;
  3121. }
  3122. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3123. card->qdio.c_q->next_buf_to_init,
  3124. count);
  3125. if (rc) {
  3126. dev_warn(&card->gdev->dev,
  3127. "QDIO reported an error, rc=%i\n", rc);
  3128. QETH_CARD_TEXT(card, 2, "qcqherr");
  3129. }
  3130. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3131. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3132. netif_wake_queue(card->dev);
  3133. if (card->options.performance_stats) {
  3134. int delta_t = qeth_get_micros();
  3135. delta_t -= card->perf_stats.cq_start_time;
  3136. card->perf_stats.cq_time += delta_t;
  3137. }
  3138. out:
  3139. return;
  3140. }
  3141. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3142. unsigned int queue, int first_elem, int count,
  3143. unsigned long card_ptr)
  3144. {
  3145. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3146. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3147. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3148. if (qeth_is_cq(card, queue))
  3149. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3150. else if (qdio_err)
  3151. qeth_schedule_recovery(card);
  3152. }
  3153. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3154. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3155. unsigned int qdio_error, int __queue, int first_element,
  3156. int count, unsigned long card_ptr)
  3157. {
  3158. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3159. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3160. struct qeth_qdio_out_buffer *buffer;
  3161. int i;
  3162. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3163. if (qdio_error & QDIO_ERROR_FATAL) {
  3164. QETH_CARD_TEXT(card, 2, "achkcond");
  3165. netif_stop_queue(card->dev);
  3166. qeth_schedule_recovery(card);
  3167. return;
  3168. }
  3169. if (card->options.performance_stats) {
  3170. card->perf_stats.outbound_handler_cnt++;
  3171. card->perf_stats.outbound_handler_start_time =
  3172. qeth_get_micros();
  3173. }
  3174. for (i = first_element; i < (first_element + count); ++i) {
  3175. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3176. buffer = queue->bufs[bidx];
  3177. qeth_handle_send_error(card, buffer, qdio_error);
  3178. if (queue->bufstates &&
  3179. (queue->bufstates[bidx].flags &
  3180. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3181. BUG_ON(card->options.cq != QETH_CQ_ENABLED);
  3182. if (atomic_cmpxchg(&buffer->state,
  3183. QETH_QDIO_BUF_PRIMED,
  3184. QETH_QDIO_BUF_PENDING) ==
  3185. QETH_QDIO_BUF_PRIMED) {
  3186. qeth_notify_skbs(queue, buffer,
  3187. TX_NOTIFY_PENDING);
  3188. }
  3189. buffer->aob = queue->bufstates[bidx].aob;
  3190. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3191. QETH_CARD_TEXT(queue->card, 5, "aob");
  3192. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3193. virt_to_phys(buffer->aob));
  3194. BUG_ON(bidx < 0 || bidx >= QDIO_MAX_BUFFERS_PER_Q);
  3195. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3196. QETH_CARD_TEXT(card, 2, "outofbuf");
  3197. qeth_schedule_recovery(card);
  3198. }
  3199. } else {
  3200. if (card->options.cq == QETH_CQ_ENABLED) {
  3201. enum iucv_tx_notify n;
  3202. n = qeth_compute_cq_notification(
  3203. buffer->buffer->element[15].sflags, 0);
  3204. qeth_notify_skbs(queue, buffer, n);
  3205. }
  3206. qeth_clear_output_buffer(queue, buffer,
  3207. QETH_QDIO_BUF_EMPTY);
  3208. }
  3209. qeth_cleanup_handled_pending(queue, bidx, 0);
  3210. }
  3211. atomic_sub(count, &queue->used_buffers);
  3212. /* check if we need to do something on this outbound queue */
  3213. if (card->info.type != QETH_CARD_TYPE_IQD)
  3214. qeth_check_outbound_queue(queue);
  3215. netif_wake_queue(queue->card->dev);
  3216. if (card->options.performance_stats)
  3217. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3218. card->perf_stats.outbound_handler_start_time;
  3219. }
  3220. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3221. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3222. int ipv, int cast_type)
  3223. {
  3224. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  3225. card->info.type == QETH_CARD_TYPE_OSX))
  3226. return card->qdio.default_out_queue;
  3227. switch (card->qdio.no_out_queues) {
  3228. case 4:
  3229. if (cast_type && card->info.is_multicast_different)
  3230. return card->info.is_multicast_different &
  3231. (card->qdio.no_out_queues - 1);
  3232. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3233. const u8 tos = ip_hdr(skb)->tos;
  3234. if (card->qdio.do_prio_queueing ==
  3235. QETH_PRIO_Q_ING_TOS) {
  3236. if (tos & IP_TOS_NOTIMPORTANT)
  3237. return 3;
  3238. if (tos & IP_TOS_HIGHRELIABILITY)
  3239. return 2;
  3240. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3241. return 1;
  3242. if (tos & IP_TOS_LOWDELAY)
  3243. return 0;
  3244. }
  3245. if (card->qdio.do_prio_queueing ==
  3246. QETH_PRIO_Q_ING_PREC)
  3247. return 3 - (tos >> 6);
  3248. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3249. /* TODO: IPv6!!! */
  3250. }
  3251. return card->qdio.default_out_queue;
  3252. case 1: /* fallthrough for single-out-queue 1920-device */
  3253. default:
  3254. return card->qdio.default_out_queue;
  3255. }
  3256. }
  3257. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3258. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3259. struct sk_buff *skb, int elems)
  3260. {
  3261. int dlen = skb->len - skb->data_len;
  3262. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  3263. PFN_DOWN((unsigned long)skb->data);
  3264. elements_needed += skb_shinfo(skb)->nr_frags;
  3265. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3266. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3267. "(Number=%d / Length=%d). Discarded.\n",
  3268. (elements_needed+elems), skb->len);
  3269. return 0;
  3270. }
  3271. return elements_needed;
  3272. }
  3273. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3274. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  3275. {
  3276. int hroom, inpage, rest;
  3277. if (((unsigned long)skb->data & PAGE_MASK) !=
  3278. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3279. hroom = skb_headroom(skb);
  3280. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3281. rest = len - inpage;
  3282. if (rest > hroom)
  3283. return 1;
  3284. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  3285. skb->data -= rest;
  3286. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3287. }
  3288. return 0;
  3289. }
  3290. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3291. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3292. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3293. int offset)
  3294. {
  3295. int length = skb->len - skb->data_len;
  3296. int length_here;
  3297. int element;
  3298. char *data;
  3299. int first_lap, cnt;
  3300. struct skb_frag_struct *frag;
  3301. element = *next_element_to_fill;
  3302. data = skb->data;
  3303. first_lap = (is_tso == 0 ? 1 : 0);
  3304. if (offset >= 0) {
  3305. data = skb->data + offset;
  3306. length -= offset;
  3307. first_lap = 0;
  3308. }
  3309. while (length > 0) {
  3310. /* length_here is the remaining amount of data in this page */
  3311. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3312. if (length < length_here)
  3313. length_here = length;
  3314. buffer->element[element].addr = data;
  3315. buffer->element[element].length = length_here;
  3316. length -= length_here;
  3317. if (!length) {
  3318. if (first_lap)
  3319. if (skb_shinfo(skb)->nr_frags)
  3320. buffer->element[element].eflags =
  3321. SBAL_EFLAGS_FIRST_FRAG;
  3322. else
  3323. buffer->element[element].eflags = 0;
  3324. else
  3325. buffer->element[element].eflags =
  3326. SBAL_EFLAGS_MIDDLE_FRAG;
  3327. } else {
  3328. if (first_lap)
  3329. buffer->element[element].eflags =
  3330. SBAL_EFLAGS_FIRST_FRAG;
  3331. else
  3332. buffer->element[element].eflags =
  3333. SBAL_EFLAGS_MIDDLE_FRAG;
  3334. }
  3335. data += length_here;
  3336. element++;
  3337. first_lap = 0;
  3338. }
  3339. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3340. frag = &skb_shinfo(skb)->frags[cnt];
  3341. buffer->element[element].addr = (char *)
  3342. page_to_phys(skb_frag_page(frag))
  3343. + frag->page_offset;
  3344. buffer->element[element].length = frag->size;
  3345. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  3346. element++;
  3347. }
  3348. if (buffer->element[element - 1].eflags)
  3349. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3350. *next_element_to_fill = element;
  3351. }
  3352. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3353. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3354. struct qeth_hdr *hdr, int offset, int hd_len)
  3355. {
  3356. struct qdio_buffer *buffer;
  3357. int flush_cnt = 0, hdr_len, large_send = 0;
  3358. buffer = buf->buffer;
  3359. atomic_inc(&skb->users);
  3360. skb_queue_tail(&buf->skb_list, skb);
  3361. /*check first on TSO ....*/
  3362. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3363. int element = buf->next_element_to_fill;
  3364. hdr_len = sizeof(struct qeth_hdr_tso) +
  3365. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3366. /*fill first buffer entry only with header information */
  3367. buffer->element[element].addr = skb->data;
  3368. buffer->element[element].length = hdr_len;
  3369. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3370. buf->next_element_to_fill++;
  3371. skb->data += hdr_len;
  3372. skb->len -= hdr_len;
  3373. large_send = 1;
  3374. }
  3375. if (offset >= 0) {
  3376. int element = buf->next_element_to_fill;
  3377. buffer->element[element].addr = hdr;
  3378. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3379. hd_len;
  3380. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3381. buf->is_header[element] = 1;
  3382. buf->next_element_to_fill++;
  3383. }
  3384. __qeth_fill_buffer(skb, buffer, large_send,
  3385. (int *)&buf->next_element_to_fill, offset);
  3386. if (!queue->do_pack) {
  3387. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3388. /* set state to PRIMED -> will be flushed */
  3389. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3390. flush_cnt = 1;
  3391. } else {
  3392. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3393. if (queue->card->options.performance_stats)
  3394. queue->card->perf_stats.skbs_sent_pack++;
  3395. if (buf->next_element_to_fill >=
  3396. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3397. /*
  3398. * packed buffer if full -> set state PRIMED
  3399. * -> will be flushed
  3400. */
  3401. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3402. flush_cnt = 1;
  3403. }
  3404. }
  3405. return flush_cnt;
  3406. }
  3407. int qeth_do_send_packet_fast(struct qeth_card *card,
  3408. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3409. struct qeth_hdr *hdr, int elements_needed,
  3410. int offset, int hd_len)
  3411. {
  3412. struct qeth_qdio_out_buffer *buffer;
  3413. int index;
  3414. /* spin until we get the queue ... */
  3415. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3416. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3417. /* ... now we've got the queue */
  3418. index = queue->next_buf_to_fill;
  3419. buffer = queue->bufs[queue->next_buf_to_fill];
  3420. /*
  3421. * check if buffer is empty to make sure that we do not 'overtake'
  3422. * ourselves and try to fill a buffer that is already primed
  3423. */
  3424. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3425. goto out;
  3426. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3427. QDIO_MAX_BUFFERS_PER_Q;
  3428. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3429. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3430. qeth_flush_buffers(queue, index, 1);
  3431. return 0;
  3432. out:
  3433. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3434. return -EBUSY;
  3435. }
  3436. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3437. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3438. struct sk_buff *skb, struct qeth_hdr *hdr,
  3439. int elements_needed)
  3440. {
  3441. struct qeth_qdio_out_buffer *buffer;
  3442. int start_index;
  3443. int flush_count = 0;
  3444. int do_pack = 0;
  3445. int tmp;
  3446. int rc = 0;
  3447. /* spin until we get the queue ... */
  3448. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3449. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3450. start_index = queue->next_buf_to_fill;
  3451. buffer = queue->bufs[queue->next_buf_to_fill];
  3452. /*
  3453. * check if buffer is empty to make sure that we do not 'overtake'
  3454. * ourselves and try to fill a buffer that is already primed
  3455. */
  3456. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3457. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3458. return -EBUSY;
  3459. }
  3460. /* check if we need to switch packing state of this queue */
  3461. qeth_switch_to_packing_if_needed(queue);
  3462. if (queue->do_pack) {
  3463. do_pack = 1;
  3464. /* does packet fit in current buffer? */
  3465. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3466. buffer->next_element_to_fill) < elements_needed) {
  3467. /* ... no -> set state PRIMED */
  3468. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3469. flush_count++;
  3470. queue->next_buf_to_fill =
  3471. (queue->next_buf_to_fill + 1) %
  3472. QDIO_MAX_BUFFERS_PER_Q;
  3473. buffer = queue->bufs[queue->next_buf_to_fill];
  3474. /* we did a step forward, so check buffer state
  3475. * again */
  3476. if (atomic_read(&buffer->state) !=
  3477. QETH_QDIO_BUF_EMPTY) {
  3478. qeth_flush_buffers(queue, start_index,
  3479. flush_count);
  3480. atomic_set(&queue->state,
  3481. QETH_OUT_Q_UNLOCKED);
  3482. return -EBUSY;
  3483. }
  3484. }
  3485. }
  3486. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3487. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3488. QDIO_MAX_BUFFERS_PER_Q;
  3489. flush_count += tmp;
  3490. if (flush_count)
  3491. qeth_flush_buffers(queue, start_index, flush_count);
  3492. else if (!atomic_read(&queue->set_pci_flags_count))
  3493. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3494. /*
  3495. * queue->state will go from LOCKED -> UNLOCKED or from
  3496. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3497. * (switch packing state or flush buffer to get another pci flag out).
  3498. * In that case we will enter this loop
  3499. */
  3500. while (atomic_dec_return(&queue->state)) {
  3501. flush_count = 0;
  3502. start_index = queue->next_buf_to_fill;
  3503. /* check if we can go back to non-packing state */
  3504. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3505. /*
  3506. * check if we need to flush a packing buffer to get a pci
  3507. * flag out on the queue
  3508. */
  3509. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3510. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3511. if (flush_count)
  3512. qeth_flush_buffers(queue, start_index, flush_count);
  3513. }
  3514. /* at this point the queue is UNLOCKED again */
  3515. if (queue->card->options.performance_stats && do_pack)
  3516. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3517. return rc;
  3518. }
  3519. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3520. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3521. struct qeth_reply *reply, unsigned long data)
  3522. {
  3523. struct qeth_ipa_cmd *cmd;
  3524. struct qeth_ipacmd_setadpparms *setparms;
  3525. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3526. cmd = (struct qeth_ipa_cmd *) data;
  3527. setparms = &(cmd->data.setadapterparms);
  3528. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3529. if (cmd->hdr.return_code) {
  3530. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3531. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3532. }
  3533. card->info.promisc_mode = setparms->data.mode;
  3534. return 0;
  3535. }
  3536. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3537. {
  3538. enum qeth_ipa_promisc_modes mode;
  3539. struct net_device *dev = card->dev;
  3540. struct qeth_cmd_buffer *iob;
  3541. struct qeth_ipa_cmd *cmd;
  3542. QETH_CARD_TEXT(card, 4, "setprom");
  3543. if (((dev->flags & IFF_PROMISC) &&
  3544. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3545. (!(dev->flags & IFF_PROMISC) &&
  3546. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3547. return;
  3548. mode = SET_PROMISC_MODE_OFF;
  3549. if (dev->flags & IFF_PROMISC)
  3550. mode = SET_PROMISC_MODE_ON;
  3551. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3552. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3553. sizeof(struct qeth_ipacmd_setadpparms));
  3554. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3555. cmd->data.setadapterparms.data.mode = mode;
  3556. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3557. }
  3558. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3559. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3560. {
  3561. struct qeth_card *card;
  3562. char dbf_text[15];
  3563. card = dev->ml_priv;
  3564. QETH_CARD_TEXT(card, 4, "chgmtu");
  3565. sprintf(dbf_text, "%8x", new_mtu);
  3566. QETH_CARD_TEXT(card, 4, dbf_text);
  3567. if (new_mtu < 64)
  3568. return -EINVAL;
  3569. if (new_mtu > 65535)
  3570. return -EINVAL;
  3571. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3572. (!qeth_mtu_is_valid(card, new_mtu)))
  3573. return -EINVAL;
  3574. dev->mtu = new_mtu;
  3575. return 0;
  3576. }
  3577. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3578. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3579. {
  3580. struct qeth_card *card;
  3581. card = dev->ml_priv;
  3582. QETH_CARD_TEXT(card, 5, "getstat");
  3583. return &card->stats;
  3584. }
  3585. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3586. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3587. struct qeth_reply *reply, unsigned long data)
  3588. {
  3589. struct qeth_ipa_cmd *cmd;
  3590. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3591. cmd = (struct qeth_ipa_cmd *) data;
  3592. if (!card->options.layer2 ||
  3593. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3594. memcpy(card->dev->dev_addr,
  3595. &cmd->data.setadapterparms.data.change_addr.addr,
  3596. OSA_ADDR_LEN);
  3597. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3598. }
  3599. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3600. return 0;
  3601. }
  3602. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3603. {
  3604. int rc;
  3605. struct qeth_cmd_buffer *iob;
  3606. struct qeth_ipa_cmd *cmd;
  3607. QETH_CARD_TEXT(card, 4, "chgmac");
  3608. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3609. sizeof(struct qeth_ipacmd_setadpparms));
  3610. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3611. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3612. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3613. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3614. card->dev->dev_addr, OSA_ADDR_LEN);
  3615. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3616. NULL);
  3617. return rc;
  3618. }
  3619. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3620. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3621. struct qeth_reply *reply, unsigned long data)
  3622. {
  3623. struct qeth_ipa_cmd *cmd;
  3624. struct qeth_set_access_ctrl *access_ctrl_req;
  3625. QETH_CARD_TEXT(card, 4, "setaccb");
  3626. cmd = (struct qeth_ipa_cmd *) data;
  3627. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3628. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3629. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3630. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3631. cmd->data.setadapterparms.hdr.return_code);
  3632. switch (cmd->data.setadapterparms.hdr.return_code) {
  3633. case SET_ACCESS_CTRL_RC_SUCCESS:
  3634. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3635. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3636. {
  3637. card->options.isolation = access_ctrl_req->subcmd_code;
  3638. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3639. dev_info(&card->gdev->dev,
  3640. "QDIO data connection isolation is deactivated\n");
  3641. } else {
  3642. dev_info(&card->gdev->dev,
  3643. "QDIO data connection isolation is activated\n");
  3644. }
  3645. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3646. card->gdev->dev.kobj.name,
  3647. access_ctrl_req->subcmd_code,
  3648. cmd->data.setadapterparms.hdr.return_code);
  3649. break;
  3650. }
  3651. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3652. {
  3653. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3654. card->gdev->dev.kobj.name,
  3655. access_ctrl_req->subcmd_code,
  3656. cmd->data.setadapterparms.hdr.return_code);
  3657. dev_err(&card->gdev->dev, "Adapter does not "
  3658. "support QDIO data connection isolation\n");
  3659. /* ensure isolation mode is "none" */
  3660. card->options.isolation = ISOLATION_MODE_NONE;
  3661. break;
  3662. }
  3663. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3664. {
  3665. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3666. card->gdev->dev.kobj.name,
  3667. access_ctrl_req->subcmd_code,
  3668. cmd->data.setadapterparms.hdr.return_code);
  3669. dev_err(&card->gdev->dev,
  3670. "Adapter is dedicated. "
  3671. "QDIO data connection isolation not supported\n");
  3672. /* ensure isolation mode is "none" */
  3673. card->options.isolation = ISOLATION_MODE_NONE;
  3674. break;
  3675. }
  3676. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3677. {
  3678. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3679. card->gdev->dev.kobj.name,
  3680. access_ctrl_req->subcmd_code,
  3681. cmd->data.setadapterparms.hdr.return_code);
  3682. dev_err(&card->gdev->dev,
  3683. "TSO does not permit QDIO data connection isolation\n");
  3684. /* ensure isolation mode is "none" */
  3685. card->options.isolation = ISOLATION_MODE_NONE;
  3686. break;
  3687. }
  3688. default:
  3689. {
  3690. /* this should never happen */
  3691. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3692. "==UNKNOWN\n",
  3693. card->gdev->dev.kobj.name,
  3694. access_ctrl_req->subcmd_code,
  3695. cmd->data.setadapterparms.hdr.return_code);
  3696. /* ensure isolation mode is "none" */
  3697. card->options.isolation = ISOLATION_MODE_NONE;
  3698. break;
  3699. }
  3700. }
  3701. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3702. return 0;
  3703. }
  3704. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3705. enum qeth_ipa_isolation_modes isolation)
  3706. {
  3707. int rc;
  3708. struct qeth_cmd_buffer *iob;
  3709. struct qeth_ipa_cmd *cmd;
  3710. struct qeth_set_access_ctrl *access_ctrl_req;
  3711. QETH_CARD_TEXT(card, 4, "setacctl");
  3712. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3713. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3714. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3715. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3716. sizeof(struct qeth_set_access_ctrl));
  3717. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3718. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3719. access_ctrl_req->subcmd_code = isolation;
  3720. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3721. NULL);
  3722. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3723. return rc;
  3724. }
  3725. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3726. {
  3727. int rc = 0;
  3728. QETH_CARD_TEXT(card, 4, "setactlo");
  3729. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3730. card->info.type == QETH_CARD_TYPE_OSX) &&
  3731. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3732. rc = qeth_setadpparms_set_access_ctrl(card,
  3733. card->options.isolation);
  3734. if (rc) {
  3735. QETH_DBF_MESSAGE(3,
  3736. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3737. card->gdev->dev.kobj.name,
  3738. rc);
  3739. }
  3740. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3741. card->options.isolation = ISOLATION_MODE_NONE;
  3742. dev_err(&card->gdev->dev, "Adapter does not "
  3743. "support QDIO data connection isolation\n");
  3744. rc = -EOPNOTSUPP;
  3745. }
  3746. return rc;
  3747. }
  3748. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3749. void qeth_tx_timeout(struct net_device *dev)
  3750. {
  3751. struct qeth_card *card;
  3752. card = dev->ml_priv;
  3753. QETH_CARD_TEXT(card, 4, "txtimeo");
  3754. card->stats.tx_errors++;
  3755. qeth_schedule_recovery(card);
  3756. }
  3757. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3758. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3759. {
  3760. struct qeth_card *card = dev->ml_priv;
  3761. int rc = 0;
  3762. switch (regnum) {
  3763. case MII_BMCR: /* Basic mode control register */
  3764. rc = BMCR_FULLDPLX;
  3765. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3766. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3767. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3768. rc |= BMCR_SPEED100;
  3769. break;
  3770. case MII_BMSR: /* Basic mode status register */
  3771. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3772. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3773. BMSR_100BASE4;
  3774. break;
  3775. case MII_PHYSID1: /* PHYS ID 1 */
  3776. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3777. dev->dev_addr[2];
  3778. rc = (rc >> 5) & 0xFFFF;
  3779. break;
  3780. case MII_PHYSID2: /* PHYS ID 2 */
  3781. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3782. break;
  3783. case MII_ADVERTISE: /* Advertisement control reg */
  3784. rc = ADVERTISE_ALL;
  3785. break;
  3786. case MII_LPA: /* Link partner ability reg */
  3787. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3788. LPA_100BASE4 | LPA_LPACK;
  3789. break;
  3790. case MII_EXPANSION: /* Expansion register */
  3791. break;
  3792. case MII_DCOUNTER: /* disconnect counter */
  3793. break;
  3794. case MII_FCSCOUNTER: /* false carrier counter */
  3795. break;
  3796. case MII_NWAYTEST: /* N-way auto-neg test register */
  3797. break;
  3798. case MII_RERRCOUNTER: /* rx error counter */
  3799. rc = card->stats.rx_errors;
  3800. break;
  3801. case MII_SREVISION: /* silicon revision */
  3802. break;
  3803. case MII_RESV1: /* reserved 1 */
  3804. break;
  3805. case MII_LBRERROR: /* loopback, rx, bypass error */
  3806. break;
  3807. case MII_PHYADDR: /* physical address */
  3808. break;
  3809. case MII_RESV2: /* reserved 2 */
  3810. break;
  3811. case MII_TPISTATUS: /* TPI status for 10mbps */
  3812. break;
  3813. case MII_NCONFIG: /* network interface config */
  3814. break;
  3815. default:
  3816. break;
  3817. }
  3818. return rc;
  3819. }
  3820. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3821. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3822. struct qeth_cmd_buffer *iob, int len,
  3823. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3824. unsigned long),
  3825. void *reply_param)
  3826. {
  3827. u16 s1, s2;
  3828. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3829. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3830. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3831. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3832. /* adjust PDU length fields in IPA_PDU_HEADER */
  3833. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3834. s2 = (u32) len;
  3835. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3836. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3837. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3838. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3839. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3840. reply_cb, reply_param);
  3841. }
  3842. static int qeth_snmp_command_cb(struct qeth_card *card,
  3843. struct qeth_reply *reply, unsigned long sdata)
  3844. {
  3845. struct qeth_ipa_cmd *cmd;
  3846. struct qeth_arp_query_info *qinfo;
  3847. struct qeth_snmp_cmd *snmp;
  3848. unsigned char *data;
  3849. __u16 data_len;
  3850. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3851. cmd = (struct qeth_ipa_cmd *) sdata;
  3852. data = (unsigned char *)((char *)cmd - reply->offset);
  3853. qinfo = (struct qeth_arp_query_info *) reply->param;
  3854. snmp = &cmd->data.setadapterparms.data.snmp;
  3855. if (cmd->hdr.return_code) {
  3856. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3857. return 0;
  3858. }
  3859. if (cmd->data.setadapterparms.hdr.return_code) {
  3860. cmd->hdr.return_code =
  3861. cmd->data.setadapterparms.hdr.return_code;
  3862. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3863. return 0;
  3864. }
  3865. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3866. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3867. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3868. else
  3869. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3870. /* check if there is enough room in userspace */
  3871. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3872. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3873. cmd->hdr.return_code = IPA_RC_ENOMEM;
  3874. return 0;
  3875. }
  3876. QETH_CARD_TEXT_(card, 4, "snore%i",
  3877. cmd->data.setadapterparms.hdr.used_total);
  3878. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3879. cmd->data.setadapterparms.hdr.seq_no);
  3880. /*copy entries to user buffer*/
  3881. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3882. memcpy(qinfo->udata + qinfo->udata_offset,
  3883. (char *)snmp,
  3884. data_len + offsetof(struct qeth_snmp_cmd, data));
  3885. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3886. } else {
  3887. memcpy(qinfo->udata + qinfo->udata_offset,
  3888. (char *)&snmp->request, data_len);
  3889. }
  3890. qinfo->udata_offset += data_len;
  3891. /* check if all replies received ... */
  3892. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3893. cmd->data.setadapterparms.hdr.used_total);
  3894. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3895. cmd->data.setadapterparms.hdr.seq_no);
  3896. if (cmd->data.setadapterparms.hdr.seq_no <
  3897. cmd->data.setadapterparms.hdr.used_total)
  3898. return 1;
  3899. return 0;
  3900. }
  3901. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3902. {
  3903. struct qeth_cmd_buffer *iob;
  3904. struct qeth_ipa_cmd *cmd;
  3905. struct qeth_snmp_ureq *ureq;
  3906. int req_len;
  3907. struct qeth_arp_query_info qinfo = {0, };
  3908. int rc = 0;
  3909. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3910. if (card->info.guestlan)
  3911. return -EOPNOTSUPP;
  3912. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3913. (!card->options.layer2)) {
  3914. return -EOPNOTSUPP;
  3915. }
  3916. /* skip 4 bytes (data_len struct member) to get req_len */
  3917. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3918. return -EFAULT;
  3919. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3920. if (IS_ERR(ureq)) {
  3921. QETH_CARD_TEXT(card, 2, "snmpnome");
  3922. return PTR_ERR(ureq);
  3923. }
  3924. qinfo.udata_len = ureq->hdr.data_len;
  3925. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3926. if (!qinfo.udata) {
  3927. kfree(ureq);
  3928. return -ENOMEM;
  3929. }
  3930. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3931. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3932. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3933. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3934. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3935. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3936. qeth_snmp_command_cb, (void *)&qinfo);
  3937. if (rc)
  3938. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3939. QETH_CARD_IFNAME(card), rc);
  3940. else {
  3941. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3942. rc = -EFAULT;
  3943. }
  3944. kfree(ureq);
  3945. kfree(qinfo.udata);
  3946. return rc;
  3947. }
  3948. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3949. static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
  3950. struct qeth_reply *reply, unsigned long data)
  3951. {
  3952. struct qeth_ipa_cmd *cmd;
  3953. struct qeth_qoat_priv *priv;
  3954. char *resdata;
  3955. int resdatalen;
  3956. QETH_CARD_TEXT(card, 3, "qoatcb");
  3957. cmd = (struct qeth_ipa_cmd *)data;
  3958. priv = (struct qeth_qoat_priv *)reply->param;
  3959. resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
  3960. resdata = (char *)data + 28;
  3961. if (resdatalen > (priv->buffer_len - priv->response_len)) {
  3962. cmd->hdr.return_code = IPA_RC_FFFF;
  3963. return 0;
  3964. }
  3965. memcpy((priv->buffer + priv->response_len), resdata,
  3966. resdatalen);
  3967. priv->response_len += resdatalen;
  3968. if (cmd->data.setadapterparms.hdr.seq_no <
  3969. cmd->data.setadapterparms.hdr.used_total)
  3970. return 1;
  3971. return 0;
  3972. }
  3973. int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
  3974. {
  3975. int rc = 0;
  3976. struct qeth_cmd_buffer *iob;
  3977. struct qeth_ipa_cmd *cmd;
  3978. struct qeth_query_oat *oat_req;
  3979. struct qeth_query_oat_data oat_data;
  3980. struct qeth_qoat_priv priv;
  3981. void __user *tmp;
  3982. QETH_CARD_TEXT(card, 3, "qoatcmd");
  3983. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
  3984. rc = -EOPNOTSUPP;
  3985. goto out;
  3986. }
  3987. if (copy_from_user(&oat_data, udata,
  3988. sizeof(struct qeth_query_oat_data))) {
  3989. rc = -EFAULT;
  3990. goto out;
  3991. }
  3992. priv.buffer_len = oat_data.buffer_len;
  3993. priv.response_len = 0;
  3994. priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
  3995. if (!priv.buffer) {
  3996. rc = -ENOMEM;
  3997. goto out;
  3998. }
  3999. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
  4000. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  4001. sizeof(struct qeth_query_oat));
  4002. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4003. oat_req = &cmd->data.setadapterparms.data.query_oat;
  4004. oat_req->subcmd_code = oat_data.command;
  4005. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
  4006. &priv);
  4007. if (!rc) {
  4008. if (is_compat_task())
  4009. tmp = compat_ptr(oat_data.ptr);
  4010. else
  4011. tmp = (void __user *)(unsigned long)oat_data.ptr;
  4012. if (copy_to_user(tmp, priv.buffer,
  4013. priv.response_len)) {
  4014. rc = -EFAULT;
  4015. goto out_free;
  4016. }
  4017. oat_data.response_len = priv.response_len;
  4018. if (copy_to_user(udata, &oat_data,
  4019. sizeof(struct qeth_query_oat_data)))
  4020. rc = -EFAULT;
  4021. } else
  4022. if (rc == IPA_RC_FFFF)
  4023. rc = -EFAULT;
  4024. out_free:
  4025. kfree(priv.buffer);
  4026. out:
  4027. return rc;
  4028. }
  4029. EXPORT_SYMBOL_GPL(qeth_query_oat_command);
  4030. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  4031. {
  4032. switch (card->info.type) {
  4033. case QETH_CARD_TYPE_IQD:
  4034. return 2;
  4035. default:
  4036. return 0;
  4037. }
  4038. }
  4039. static void qeth_determine_capabilities(struct qeth_card *card)
  4040. {
  4041. int rc;
  4042. int length;
  4043. char *prcd;
  4044. struct ccw_device *ddev;
  4045. int ddev_offline = 0;
  4046. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  4047. ddev = CARD_DDEV(card);
  4048. if (!ddev->online) {
  4049. ddev_offline = 1;
  4050. rc = ccw_device_set_online(ddev);
  4051. if (rc) {
  4052. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4053. goto out;
  4054. }
  4055. }
  4056. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  4057. if (rc) {
  4058. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  4059. dev_name(&card->gdev->dev), rc);
  4060. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4061. goto out_offline;
  4062. }
  4063. qeth_configure_unitaddr(card, prcd);
  4064. if (ddev_offline)
  4065. qeth_configure_blkt_default(card, prcd);
  4066. kfree(prcd);
  4067. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  4068. if (rc)
  4069. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  4070. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  4071. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  4072. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  4073. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  4074. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  4075. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  4076. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  4077. dev_info(&card->gdev->dev,
  4078. "Completion Queueing supported\n");
  4079. } else {
  4080. card->options.cq = QETH_CQ_NOTAVAILABLE;
  4081. }
  4082. out_offline:
  4083. if (ddev_offline == 1)
  4084. ccw_device_set_offline(ddev);
  4085. out:
  4086. return;
  4087. }
  4088. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  4089. struct qdio_buffer **in_sbal_ptrs,
  4090. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  4091. int i;
  4092. if (card->options.cq == QETH_CQ_ENABLED) {
  4093. int offset = QDIO_MAX_BUFFERS_PER_Q *
  4094. (card->qdio.no_in_queues - 1);
  4095. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  4096. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4097. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  4098. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  4099. }
  4100. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  4101. }
  4102. }
  4103. static int qeth_qdio_establish(struct qeth_card *card)
  4104. {
  4105. struct qdio_initialize init_data;
  4106. char *qib_param_field;
  4107. struct qdio_buffer **in_sbal_ptrs;
  4108. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  4109. struct qdio_buffer **out_sbal_ptrs;
  4110. int i, j, k;
  4111. int rc = 0;
  4112. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  4113. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  4114. GFP_KERNEL);
  4115. if (!qib_param_field) {
  4116. rc = -ENOMEM;
  4117. goto out_free_nothing;
  4118. }
  4119. qeth_create_qib_param_field(card, qib_param_field);
  4120. qeth_create_qib_param_field_blkt(card, qib_param_field);
  4121. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  4122. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  4123. GFP_KERNEL);
  4124. if (!in_sbal_ptrs) {
  4125. rc = -ENOMEM;
  4126. goto out_free_qib_param;
  4127. }
  4128. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4129. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4130. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4131. }
  4132. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4133. GFP_KERNEL);
  4134. if (!queue_start_poll) {
  4135. rc = -ENOMEM;
  4136. goto out_free_in_sbals;
  4137. }
  4138. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4139. queue_start_poll[i] = card->discipline->start_poll;
  4140. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4141. out_sbal_ptrs =
  4142. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4143. sizeof(void *), GFP_KERNEL);
  4144. if (!out_sbal_ptrs) {
  4145. rc = -ENOMEM;
  4146. goto out_free_queue_start_poll;
  4147. }
  4148. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4149. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4150. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4151. card->qdio.out_qs[i]->bufs[j]->buffer);
  4152. }
  4153. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4154. init_data.cdev = CARD_DDEV(card);
  4155. init_data.q_format = qeth_get_qdio_q_format(card);
  4156. init_data.qib_param_field_format = 0;
  4157. init_data.qib_param_field = qib_param_field;
  4158. init_data.no_input_qs = card->qdio.no_in_queues;
  4159. init_data.no_output_qs = card->qdio.no_out_queues;
  4160. init_data.input_handler = card->discipline->input_handler;
  4161. init_data.output_handler = card->discipline->output_handler;
  4162. init_data.queue_start_poll_array = queue_start_poll;
  4163. init_data.int_parm = (unsigned long) card;
  4164. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4165. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4166. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4167. init_data.scan_threshold =
  4168. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  4169. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4170. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4171. rc = qdio_allocate(&init_data);
  4172. if (rc) {
  4173. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4174. goto out;
  4175. }
  4176. rc = qdio_establish(&init_data);
  4177. if (rc) {
  4178. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4179. qdio_free(CARD_DDEV(card));
  4180. }
  4181. }
  4182. switch (card->options.cq) {
  4183. case QETH_CQ_ENABLED:
  4184. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4185. break;
  4186. case QETH_CQ_DISABLED:
  4187. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4188. break;
  4189. default:
  4190. break;
  4191. }
  4192. out:
  4193. kfree(out_sbal_ptrs);
  4194. out_free_queue_start_poll:
  4195. kfree(queue_start_poll);
  4196. out_free_in_sbals:
  4197. kfree(in_sbal_ptrs);
  4198. out_free_qib_param:
  4199. kfree(qib_param_field);
  4200. out_free_nothing:
  4201. return rc;
  4202. }
  4203. static void qeth_core_free_card(struct qeth_card *card)
  4204. {
  4205. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4206. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4207. qeth_clean_channel(&card->read);
  4208. qeth_clean_channel(&card->write);
  4209. if (card->dev)
  4210. free_netdev(card->dev);
  4211. kfree(card->ip_tbd_list);
  4212. qeth_free_qdio_buffers(card);
  4213. unregister_service_level(&card->qeth_service_level);
  4214. kfree(card);
  4215. }
  4216. static struct ccw_device_id qeth_ids[] = {
  4217. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4218. .driver_info = QETH_CARD_TYPE_OSD},
  4219. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4220. .driver_info = QETH_CARD_TYPE_IQD},
  4221. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4222. .driver_info = QETH_CARD_TYPE_OSN},
  4223. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4224. .driver_info = QETH_CARD_TYPE_OSM},
  4225. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4226. .driver_info = QETH_CARD_TYPE_OSX},
  4227. {},
  4228. };
  4229. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4230. static struct ccw_driver qeth_ccw_driver = {
  4231. .driver = {
  4232. .owner = THIS_MODULE,
  4233. .name = "qeth",
  4234. },
  4235. .ids = qeth_ids,
  4236. .probe = ccwgroup_probe_ccwdev,
  4237. .remove = ccwgroup_remove_ccwdev,
  4238. };
  4239. int qeth_core_hardsetup_card(struct qeth_card *card)
  4240. {
  4241. int retries = 0;
  4242. int rc;
  4243. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4244. atomic_set(&card->force_alloc_skb, 0);
  4245. qeth_update_from_chp_desc(card);
  4246. retry:
  4247. if (retries)
  4248. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4249. dev_name(&card->gdev->dev));
  4250. ccw_device_set_offline(CARD_DDEV(card));
  4251. ccw_device_set_offline(CARD_WDEV(card));
  4252. ccw_device_set_offline(CARD_RDEV(card));
  4253. rc = ccw_device_set_online(CARD_RDEV(card));
  4254. if (rc)
  4255. goto retriable;
  4256. rc = ccw_device_set_online(CARD_WDEV(card));
  4257. if (rc)
  4258. goto retriable;
  4259. rc = ccw_device_set_online(CARD_DDEV(card));
  4260. if (rc)
  4261. goto retriable;
  4262. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4263. retriable:
  4264. if (rc == -ERESTARTSYS) {
  4265. QETH_DBF_TEXT(SETUP, 2, "break1");
  4266. return rc;
  4267. } else if (rc) {
  4268. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4269. if (++retries > 3)
  4270. goto out;
  4271. else
  4272. goto retry;
  4273. }
  4274. qeth_determine_capabilities(card);
  4275. qeth_init_tokens(card);
  4276. qeth_init_func_level(card);
  4277. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4278. if (rc == -ERESTARTSYS) {
  4279. QETH_DBF_TEXT(SETUP, 2, "break2");
  4280. return rc;
  4281. } else if (rc) {
  4282. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4283. if (--retries < 0)
  4284. goto out;
  4285. else
  4286. goto retry;
  4287. }
  4288. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4289. if (rc == -ERESTARTSYS) {
  4290. QETH_DBF_TEXT(SETUP, 2, "break3");
  4291. return rc;
  4292. } else if (rc) {
  4293. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4294. if (--retries < 0)
  4295. goto out;
  4296. else
  4297. goto retry;
  4298. }
  4299. card->read_or_write_problem = 0;
  4300. rc = qeth_mpc_initialize(card);
  4301. if (rc) {
  4302. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4303. goto out;
  4304. }
  4305. card->options.ipa4.supported_funcs = 0;
  4306. card->options.adp.supported_funcs = 0;
  4307. card->info.diagass_support = 0;
  4308. qeth_query_ipassists(card, QETH_PROT_IPV4);
  4309. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  4310. qeth_query_setadapterparms(card);
  4311. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  4312. qeth_query_setdiagass(card);
  4313. return 0;
  4314. out:
  4315. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4316. "an error on the device\n");
  4317. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4318. dev_name(&card->gdev->dev), rc);
  4319. return rc;
  4320. }
  4321. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4322. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4323. struct qdio_buffer_element *element,
  4324. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4325. {
  4326. struct page *page = virt_to_page(element->addr);
  4327. if (*pskb == NULL) {
  4328. if (qethbuffer->rx_skb) {
  4329. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4330. *pskb = qethbuffer->rx_skb;
  4331. qethbuffer->rx_skb = NULL;
  4332. } else {
  4333. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4334. if (!(*pskb))
  4335. return -ENOMEM;
  4336. }
  4337. skb_reserve(*pskb, ETH_HLEN);
  4338. if (data_len <= QETH_RX_PULL_LEN) {
  4339. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4340. data_len);
  4341. } else {
  4342. get_page(page);
  4343. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4344. element->addr + offset, QETH_RX_PULL_LEN);
  4345. skb_fill_page_desc(*pskb, *pfrag, page,
  4346. offset + QETH_RX_PULL_LEN,
  4347. data_len - QETH_RX_PULL_LEN);
  4348. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4349. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4350. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4351. (*pfrag)++;
  4352. }
  4353. } else {
  4354. get_page(page);
  4355. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4356. (*pskb)->data_len += data_len;
  4357. (*pskb)->len += data_len;
  4358. (*pskb)->truesize += data_len;
  4359. (*pfrag)++;
  4360. }
  4361. return 0;
  4362. }
  4363. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4364. struct qeth_qdio_buffer *qethbuffer,
  4365. struct qdio_buffer_element **__element, int *__offset,
  4366. struct qeth_hdr **hdr)
  4367. {
  4368. struct qdio_buffer_element *element = *__element;
  4369. struct qdio_buffer *buffer = qethbuffer->buffer;
  4370. int offset = *__offset;
  4371. struct sk_buff *skb = NULL;
  4372. int skb_len = 0;
  4373. void *data_ptr;
  4374. int data_len;
  4375. int headroom = 0;
  4376. int use_rx_sg = 0;
  4377. int frag = 0;
  4378. /* qeth_hdr must not cross element boundaries */
  4379. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4380. if (qeth_is_last_sbale(element))
  4381. return NULL;
  4382. element++;
  4383. offset = 0;
  4384. if (element->length < sizeof(struct qeth_hdr))
  4385. return NULL;
  4386. }
  4387. *hdr = element->addr + offset;
  4388. offset += sizeof(struct qeth_hdr);
  4389. switch ((*hdr)->hdr.l2.id) {
  4390. case QETH_HEADER_TYPE_LAYER2:
  4391. skb_len = (*hdr)->hdr.l2.pkt_length;
  4392. break;
  4393. case QETH_HEADER_TYPE_LAYER3:
  4394. skb_len = (*hdr)->hdr.l3.length;
  4395. headroom = ETH_HLEN;
  4396. break;
  4397. case QETH_HEADER_TYPE_OSN:
  4398. skb_len = (*hdr)->hdr.osn.pdu_length;
  4399. headroom = sizeof(struct qeth_hdr);
  4400. break;
  4401. default:
  4402. break;
  4403. }
  4404. if (!skb_len)
  4405. return NULL;
  4406. if (((skb_len >= card->options.rx_sg_cb) &&
  4407. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4408. (!atomic_read(&card->force_alloc_skb))) ||
  4409. (card->options.cq == QETH_CQ_ENABLED)) {
  4410. use_rx_sg = 1;
  4411. } else {
  4412. skb = dev_alloc_skb(skb_len + headroom);
  4413. if (!skb)
  4414. goto no_mem;
  4415. if (headroom)
  4416. skb_reserve(skb, headroom);
  4417. }
  4418. data_ptr = element->addr + offset;
  4419. while (skb_len) {
  4420. data_len = min(skb_len, (int)(element->length - offset));
  4421. if (data_len) {
  4422. if (use_rx_sg) {
  4423. if (qeth_create_skb_frag(qethbuffer, element,
  4424. &skb, offset, &frag, data_len))
  4425. goto no_mem;
  4426. } else {
  4427. memcpy(skb_put(skb, data_len), data_ptr,
  4428. data_len);
  4429. }
  4430. }
  4431. skb_len -= data_len;
  4432. if (skb_len) {
  4433. if (qeth_is_last_sbale(element)) {
  4434. QETH_CARD_TEXT(card, 4, "unexeob");
  4435. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4436. dev_kfree_skb_any(skb);
  4437. card->stats.rx_errors++;
  4438. return NULL;
  4439. }
  4440. element++;
  4441. offset = 0;
  4442. data_ptr = element->addr;
  4443. } else {
  4444. offset += data_len;
  4445. }
  4446. }
  4447. *__element = element;
  4448. *__offset = offset;
  4449. if (use_rx_sg && card->options.performance_stats) {
  4450. card->perf_stats.sg_skbs_rx++;
  4451. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4452. }
  4453. return skb;
  4454. no_mem:
  4455. if (net_ratelimit()) {
  4456. QETH_CARD_TEXT(card, 2, "noskbmem");
  4457. }
  4458. card->stats.rx_dropped++;
  4459. return NULL;
  4460. }
  4461. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4462. static void qeth_unregister_dbf_views(void)
  4463. {
  4464. int x;
  4465. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4466. debug_unregister(qeth_dbf[x].id);
  4467. qeth_dbf[x].id = NULL;
  4468. }
  4469. }
  4470. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4471. {
  4472. char dbf_txt_buf[32];
  4473. va_list args;
  4474. if (level > id->level)
  4475. return;
  4476. va_start(args, fmt);
  4477. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4478. va_end(args);
  4479. debug_text_event(id, level, dbf_txt_buf);
  4480. }
  4481. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4482. static int qeth_register_dbf_views(void)
  4483. {
  4484. int ret;
  4485. int x;
  4486. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4487. /* register the areas */
  4488. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4489. qeth_dbf[x].pages,
  4490. qeth_dbf[x].areas,
  4491. qeth_dbf[x].len);
  4492. if (qeth_dbf[x].id == NULL) {
  4493. qeth_unregister_dbf_views();
  4494. return -ENOMEM;
  4495. }
  4496. /* register a view */
  4497. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4498. if (ret) {
  4499. qeth_unregister_dbf_views();
  4500. return ret;
  4501. }
  4502. /* set a passing level */
  4503. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4504. }
  4505. return 0;
  4506. }
  4507. int qeth_core_load_discipline(struct qeth_card *card,
  4508. enum qeth_discipline_id discipline)
  4509. {
  4510. int rc = 0;
  4511. mutex_lock(&qeth_mod_mutex);
  4512. switch (discipline) {
  4513. case QETH_DISCIPLINE_LAYER3:
  4514. card->discipline = try_then_request_module(
  4515. symbol_get(qeth_l3_discipline), "qeth_l3");
  4516. break;
  4517. case QETH_DISCIPLINE_LAYER2:
  4518. card->discipline = try_then_request_module(
  4519. symbol_get(qeth_l2_discipline), "qeth_l2");
  4520. break;
  4521. }
  4522. if (!card->discipline) {
  4523. dev_err(&card->gdev->dev, "There is no kernel module to "
  4524. "support discipline %d\n", discipline);
  4525. rc = -EINVAL;
  4526. }
  4527. mutex_unlock(&qeth_mod_mutex);
  4528. return rc;
  4529. }
  4530. void qeth_core_free_discipline(struct qeth_card *card)
  4531. {
  4532. if (card->options.layer2)
  4533. symbol_put(qeth_l2_discipline);
  4534. else
  4535. symbol_put(qeth_l3_discipline);
  4536. card->discipline = NULL;
  4537. }
  4538. static const struct device_type qeth_generic_devtype = {
  4539. .name = "qeth_generic",
  4540. .groups = qeth_generic_attr_groups,
  4541. };
  4542. static const struct device_type qeth_osn_devtype = {
  4543. .name = "qeth_osn",
  4544. .groups = qeth_osn_attr_groups,
  4545. };
  4546. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4547. {
  4548. struct qeth_card *card;
  4549. struct device *dev;
  4550. int rc;
  4551. unsigned long flags;
  4552. char dbf_name[20];
  4553. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4554. dev = &gdev->dev;
  4555. if (!get_device(dev))
  4556. return -ENODEV;
  4557. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4558. card = qeth_alloc_card();
  4559. if (!card) {
  4560. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4561. rc = -ENOMEM;
  4562. goto err_dev;
  4563. }
  4564. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4565. dev_name(&gdev->dev));
  4566. card->debug = debug_register(dbf_name, 2, 1, 8);
  4567. if (!card->debug) {
  4568. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4569. rc = -ENOMEM;
  4570. goto err_card;
  4571. }
  4572. debug_register_view(card->debug, &debug_hex_ascii_view);
  4573. card->read.ccwdev = gdev->cdev[0];
  4574. card->write.ccwdev = gdev->cdev[1];
  4575. card->data.ccwdev = gdev->cdev[2];
  4576. dev_set_drvdata(&gdev->dev, card);
  4577. card->gdev = gdev;
  4578. gdev->cdev[0]->handler = qeth_irq;
  4579. gdev->cdev[1]->handler = qeth_irq;
  4580. gdev->cdev[2]->handler = qeth_irq;
  4581. rc = qeth_determine_card_type(card);
  4582. if (rc) {
  4583. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4584. goto err_dbf;
  4585. }
  4586. rc = qeth_setup_card(card);
  4587. if (rc) {
  4588. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4589. goto err_dbf;
  4590. }
  4591. if (card->info.type == QETH_CARD_TYPE_OSN)
  4592. gdev->dev.type = &qeth_osn_devtype;
  4593. else
  4594. gdev->dev.type = &qeth_generic_devtype;
  4595. switch (card->info.type) {
  4596. case QETH_CARD_TYPE_OSN:
  4597. case QETH_CARD_TYPE_OSM:
  4598. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4599. if (rc)
  4600. goto err_dbf;
  4601. rc = card->discipline->setup(card->gdev);
  4602. if (rc)
  4603. goto err_disc;
  4604. case QETH_CARD_TYPE_OSD:
  4605. case QETH_CARD_TYPE_OSX:
  4606. default:
  4607. break;
  4608. }
  4609. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4610. list_add_tail(&card->list, &qeth_core_card_list.list);
  4611. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4612. qeth_determine_capabilities(card);
  4613. return 0;
  4614. err_disc:
  4615. qeth_core_free_discipline(card);
  4616. err_dbf:
  4617. debug_unregister(card->debug);
  4618. err_card:
  4619. qeth_core_free_card(card);
  4620. err_dev:
  4621. put_device(dev);
  4622. return rc;
  4623. }
  4624. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4625. {
  4626. unsigned long flags;
  4627. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4628. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4629. if (card->discipline) {
  4630. card->discipline->remove(gdev);
  4631. qeth_core_free_discipline(card);
  4632. }
  4633. debug_unregister(card->debug);
  4634. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4635. list_del(&card->list);
  4636. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4637. qeth_core_free_card(card);
  4638. dev_set_drvdata(&gdev->dev, NULL);
  4639. put_device(&gdev->dev);
  4640. return;
  4641. }
  4642. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4643. {
  4644. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4645. int rc = 0;
  4646. int def_discipline;
  4647. if (!card->discipline) {
  4648. if (card->info.type == QETH_CARD_TYPE_IQD)
  4649. def_discipline = QETH_DISCIPLINE_LAYER3;
  4650. else
  4651. def_discipline = QETH_DISCIPLINE_LAYER2;
  4652. rc = qeth_core_load_discipline(card, def_discipline);
  4653. if (rc)
  4654. goto err;
  4655. rc = card->discipline->setup(card->gdev);
  4656. if (rc)
  4657. goto err;
  4658. }
  4659. rc = card->discipline->set_online(gdev);
  4660. err:
  4661. return rc;
  4662. }
  4663. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4664. {
  4665. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4666. return card->discipline->set_offline(gdev);
  4667. }
  4668. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4669. {
  4670. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4671. if (card->discipline && card->discipline->shutdown)
  4672. card->discipline->shutdown(gdev);
  4673. }
  4674. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4675. {
  4676. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4677. if (card->discipline && card->discipline->prepare)
  4678. return card->discipline->prepare(gdev);
  4679. return 0;
  4680. }
  4681. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4682. {
  4683. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4684. if (card->discipline && card->discipline->complete)
  4685. card->discipline->complete(gdev);
  4686. }
  4687. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4688. {
  4689. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4690. if (card->discipline && card->discipline->freeze)
  4691. return card->discipline->freeze(gdev);
  4692. return 0;
  4693. }
  4694. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4695. {
  4696. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4697. if (card->discipline && card->discipline->thaw)
  4698. return card->discipline->thaw(gdev);
  4699. return 0;
  4700. }
  4701. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4702. {
  4703. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4704. if (card->discipline && card->discipline->restore)
  4705. return card->discipline->restore(gdev);
  4706. return 0;
  4707. }
  4708. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4709. .driver = {
  4710. .owner = THIS_MODULE,
  4711. .name = "qeth",
  4712. },
  4713. .setup = qeth_core_probe_device,
  4714. .remove = qeth_core_remove_device,
  4715. .set_online = qeth_core_set_online,
  4716. .set_offline = qeth_core_set_offline,
  4717. .shutdown = qeth_core_shutdown,
  4718. .prepare = qeth_core_prepare,
  4719. .complete = qeth_core_complete,
  4720. .freeze = qeth_core_freeze,
  4721. .thaw = qeth_core_thaw,
  4722. .restore = qeth_core_restore,
  4723. };
  4724. static ssize_t qeth_core_driver_group_store(struct device_driver *ddrv,
  4725. const char *buf, size_t count)
  4726. {
  4727. int err;
  4728. err = ccwgroup_create_dev(qeth_core_root_dev,
  4729. &qeth_core_ccwgroup_driver, 3, buf);
  4730. return err ? err : count;
  4731. }
  4732. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4733. static struct attribute *qeth_drv_attrs[] = {
  4734. &driver_attr_group.attr,
  4735. NULL,
  4736. };
  4737. static struct attribute_group qeth_drv_attr_group = {
  4738. .attrs = qeth_drv_attrs,
  4739. };
  4740. static const struct attribute_group *qeth_drv_attr_groups[] = {
  4741. &qeth_drv_attr_group,
  4742. NULL,
  4743. };
  4744. static struct {
  4745. const char str[ETH_GSTRING_LEN];
  4746. } qeth_ethtool_stats_keys[] = {
  4747. /* 0 */{"rx skbs"},
  4748. {"rx buffers"},
  4749. {"tx skbs"},
  4750. {"tx buffers"},
  4751. {"tx skbs no packing"},
  4752. {"tx buffers no packing"},
  4753. {"tx skbs packing"},
  4754. {"tx buffers packing"},
  4755. {"tx sg skbs"},
  4756. {"tx sg frags"},
  4757. /* 10 */{"rx sg skbs"},
  4758. {"rx sg frags"},
  4759. {"rx sg page allocs"},
  4760. {"tx large kbytes"},
  4761. {"tx large count"},
  4762. {"tx pk state ch n->p"},
  4763. {"tx pk state ch p->n"},
  4764. {"tx pk watermark low"},
  4765. {"tx pk watermark high"},
  4766. {"queue 0 buffer usage"},
  4767. /* 20 */{"queue 1 buffer usage"},
  4768. {"queue 2 buffer usage"},
  4769. {"queue 3 buffer usage"},
  4770. {"rx poll time"},
  4771. {"rx poll count"},
  4772. {"rx do_QDIO time"},
  4773. {"rx do_QDIO count"},
  4774. {"tx handler time"},
  4775. {"tx handler count"},
  4776. {"tx time"},
  4777. /* 30 */{"tx count"},
  4778. {"tx do_QDIO time"},
  4779. {"tx do_QDIO count"},
  4780. {"tx csum"},
  4781. {"tx lin"},
  4782. {"cq handler count"},
  4783. {"cq handler time"}
  4784. };
  4785. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4786. {
  4787. switch (stringset) {
  4788. case ETH_SS_STATS:
  4789. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4790. default:
  4791. return -EINVAL;
  4792. }
  4793. }
  4794. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4795. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4796. struct ethtool_stats *stats, u64 *data)
  4797. {
  4798. struct qeth_card *card = dev->ml_priv;
  4799. data[0] = card->stats.rx_packets -
  4800. card->perf_stats.initial_rx_packets;
  4801. data[1] = card->perf_stats.bufs_rec;
  4802. data[2] = card->stats.tx_packets -
  4803. card->perf_stats.initial_tx_packets;
  4804. data[3] = card->perf_stats.bufs_sent;
  4805. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4806. - card->perf_stats.skbs_sent_pack;
  4807. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4808. data[6] = card->perf_stats.skbs_sent_pack;
  4809. data[7] = card->perf_stats.bufs_sent_pack;
  4810. data[8] = card->perf_stats.sg_skbs_sent;
  4811. data[9] = card->perf_stats.sg_frags_sent;
  4812. data[10] = card->perf_stats.sg_skbs_rx;
  4813. data[11] = card->perf_stats.sg_frags_rx;
  4814. data[12] = card->perf_stats.sg_alloc_page_rx;
  4815. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4816. data[14] = card->perf_stats.large_send_cnt;
  4817. data[15] = card->perf_stats.sc_dp_p;
  4818. data[16] = card->perf_stats.sc_p_dp;
  4819. data[17] = QETH_LOW_WATERMARK_PACK;
  4820. data[18] = QETH_HIGH_WATERMARK_PACK;
  4821. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4822. data[20] = (card->qdio.no_out_queues > 1) ?
  4823. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4824. data[21] = (card->qdio.no_out_queues > 2) ?
  4825. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4826. data[22] = (card->qdio.no_out_queues > 3) ?
  4827. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4828. data[23] = card->perf_stats.inbound_time;
  4829. data[24] = card->perf_stats.inbound_cnt;
  4830. data[25] = card->perf_stats.inbound_do_qdio_time;
  4831. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4832. data[27] = card->perf_stats.outbound_handler_time;
  4833. data[28] = card->perf_stats.outbound_handler_cnt;
  4834. data[29] = card->perf_stats.outbound_time;
  4835. data[30] = card->perf_stats.outbound_cnt;
  4836. data[31] = card->perf_stats.outbound_do_qdio_time;
  4837. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4838. data[33] = card->perf_stats.tx_csum;
  4839. data[34] = card->perf_stats.tx_lin;
  4840. data[35] = card->perf_stats.cq_cnt;
  4841. data[36] = card->perf_stats.cq_time;
  4842. }
  4843. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4844. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4845. {
  4846. switch (stringset) {
  4847. case ETH_SS_STATS:
  4848. memcpy(data, &qeth_ethtool_stats_keys,
  4849. sizeof(qeth_ethtool_stats_keys));
  4850. break;
  4851. default:
  4852. WARN_ON(1);
  4853. break;
  4854. }
  4855. }
  4856. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4857. void qeth_core_get_drvinfo(struct net_device *dev,
  4858. struct ethtool_drvinfo *info)
  4859. {
  4860. struct qeth_card *card = dev->ml_priv;
  4861. if (card->options.layer2)
  4862. strcpy(info->driver, "qeth_l2");
  4863. else
  4864. strcpy(info->driver, "qeth_l3");
  4865. strcpy(info->version, "1.0");
  4866. strcpy(info->fw_version, card->info.mcl_level);
  4867. sprintf(info->bus_info, "%s/%s/%s",
  4868. CARD_RDEV_ID(card),
  4869. CARD_WDEV_ID(card),
  4870. CARD_DDEV_ID(card));
  4871. }
  4872. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4873. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4874. struct ethtool_cmd *ecmd)
  4875. {
  4876. struct qeth_card *card = netdev->ml_priv;
  4877. enum qeth_link_types link_type;
  4878. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4879. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4880. else
  4881. link_type = card->info.link_type;
  4882. ecmd->transceiver = XCVR_INTERNAL;
  4883. ecmd->supported = SUPPORTED_Autoneg;
  4884. ecmd->advertising = ADVERTISED_Autoneg;
  4885. ecmd->duplex = DUPLEX_FULL;
  4886. ecmd->autoneg = AUTONEG_ENABLE;
  4887. switch (link_type) {
  4888. case QETH_LINK_TYPE_FAST_ETH:
  4889. case QETH_LINK_TYPE_LANE_ETH100:
  4890. ecmd->supported |= SUPPORTED_10baseT_Half |
  4891. SUPPORTED_10baseT_Full |
  4892. SUPPORTED_100baseT_Half |
  4893. SUPPORTED_100baseT_Full |
  4894. SUPPORTED_TP;
  4895. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4896. ADVERTISED_10baseT_Full |
  4897. ADVERTISED_100baseT_Half |
  4898. ADVERTISED_100baseT_Full |
  4899. ADVERTISED_TP;
  4900. ecmd->speed = SPEED_100;
  4901. ecmd->port = PORT_TP;
  4902. break;
  4903. case QETH_LINK_TYPE_GBIT_ETH:
  4904. case QETH_LINK_TYPE_LANE_ETH1000:
  4905. ecmd->supported |= SUPPORTED_10baseT_Half |
  4906. SUPPORTED_10baseT_Full |
  4907. SUPPORTED_100baseT_Half |
  4908. SUPPORTED_100baseT_Full |
  4909. SUPPORTED_1000baseT_Half |
  4910. SUPPORTED_1000baseT_Full |
  4911. SUPPORTED_FIBRE;
  4912. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4913. ADVERTISED_10baseT_Full |
  4914. ADVERTISED_100baseT_Half |
  4915. ADVERTISED_100baseT_Full |
  4916. ADVERTISED_1000baseT_Half |
  4917. ADVERTISED_1000baseT_Full |
  4918. ADVERTISED_FIBRE;
  4919. ecmd->speed = SPEED_1000;
  4920. ecmd->port = PORT_FIBRE;
  4921. break;
  4922. case QETH_LINK_TYPE_10GBIT_ETH:
  4923. ecmd->supported |= SUPPORTED_10baseT_Half |
  4924. SUPPORTED_10baseT_Full |
  4925. SUPPORTED_100baseT_Half |
  4926. SUPPORTED_100baseT_Full |
  4927. SUPPORTED_1000baseT_Half |
  4928. SUPPORTED_1000baseT_Full |
  4929. SUPPORTED_10000baseT_Full |
  4930. SUPPORTED_FIBRE;
  4931. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4932. ADVERTISED_10baseT_Full |
  4933. ADVERTISED_100baseT_Half |
  4934. ADVERTISED_100baseT_Full |
  4935. ADVERTISED_1000baseT_Half |
  4936. ADVERTISED_1000baseT_Full |
  4937. ADVERTISED_10000baseT_Full |
  4938. ADVERTISED_FIBRE;
  4939. ecmd->speed = SPEED_10000;
  4940. ecmd->port = PORT_FIBRE;
  4941. break;
  4942. default:
  4943. ecmd->supported |= SUPPORTED_10baseT_Half |
  4944. SUPPORTED_10baseT_Full |
  4945. SUPPORTED_TP;
  4946. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4947. ADVERTISED_10baseT_Full |
  4948. ADVERTISED_TP;
  4949. ecmd->speed = SPEED_10;
  4950. ecmd->port = PORT_TP;
  4951. }
  4952. return 0;
  4953. }
  4954. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4955. static int __init qeth_core_init(void)
  4956. {
  4957. int rc;
  4958. pr_info("loading core functions\n");
  4959. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4960. rwlock_init(&qeth_core_card_list.rwlock);
  4961. mutex_init(&qeth_mod_mutex);
  4962. rc = qeth_register_dbf_views();
  4963. if (rc)
  4964. goto out_err;
  4965. qeth_core_root_dev = root_device_register("qeth");
  4966. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4967. if (rc)
  4968. goto register_err;
  4969. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4970. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4971. if (!qeth_core_header_cache) {
  4972. rc = -ENOMEM;
  4973. goto slab_err;
  4974. }
  4975. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  4976. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  4977. if (!qeth_qdio_outbuf_cache) {
  4978. rc = -ENOMEM;
  4979. goto cqslab_err;
  4980. }
  4981. rc = ccw_driver_register(&qeth_ccw_driver);
  4982. if (rc)
  4983. goto ccw_err;
  4984. qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
  4985. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4986. if (rc)
  4987. goto ccwgroup_err;
  4988. return 0;
  4989. ccwgroup_err:
  4990. ccw_driver_unregister(&qeth_ccw_driver);
  4991. ccw_err:
  4992. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  4993. cqslab_err:
  4994. kmem_cache_destroy(qeth_core_header_cache);
  4995. slab_err:
  4996. root_device_unregister(qeth_core_root_dev);
  4997. register_err:
  4998. qeth_unregister_dbf_views();
  4999. out_err:
  5000. pr_err("Initializing the qeth device driver failed\n");
  5001. return rc;
  5002. }
  5003. static void __exit qeth_core_exit(void)
  5004. {
  5005. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  5006. ccw_driver_unregister(&qeth_ccw_driver);
  5007. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5008. kmem_cache_destroy(qeth_core_header_cache);
  5009. root_device_unregister(qeth_core_root_dev);
  5010. qeth_unregister_dbf_views();
  5011. pr_info("core functions removed\n");
  5012. }
  5013. module_init(qeth_core_init);
  5014. module_exit(qeth_core_exit);
  5015. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  5016. MODULE_DESCRIPTION("qeth core functions");
  5017. MODULE_LICENSE("GPL");