topology.c 9.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460
  1. /*
  2. * Copyright IBM Corp. 2007, 2011
  3. * Author(s): Heiko Carstens <heiko.carstens@de.ibm.com>
  4. */
  5. #define KMSG_COMPONENT "cpu"
  6. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  7. #include <linux/workqueue.h>
  8. #include <linux/bootmem.h>
  9. #include <linux/cpuset.h>
  10. #include <linux/device.h>
  11. #include <linux/kernel.h>
  12. #include <linux/sched.h>
  13. #include <linux/init.h>
  14. #include <linux/delay.h>
  15. #include <linux/cpu.h>
  16. #include <linux/smp.h>
  17. #include <linux/mm.h>
  18. #include <asm/sysinfo.h>
  19. #define PTF_HORIZONTAL (0UL)
  20. #define PTF_VERTICAL (1UL)
  21. #define PTF_CHECK (2UL)
  22. struct mask_info {
  23. struct mask_info *next;
  24. unsigned char id;
  25. cpumask_t mask;
  26. };
  27. static int topology_enabled = 1;
  28. static void topology_work_fn(struct work_struct *work);
  29. static struct sysinfo_15_1_x *tl_info;
  30. static void set_topology_timer(void);
  31. static DECLARE_WORK(topology_work, topology_work_fn);
  32. /* topology_lock protects the core linked list */
  33. static DEFINE_SPINLOCK(topology_lock);
  34. static struct mask_info core_info;
  35. cpumask_t cpu_core_map[NR_CPUS];
  36. unsigned char cpu_core_id[NR_CPUS];
  37. unsigned char cpu_socket_id[NR_CPUS];
  38. static struct mask_info book_info;
  39. cpumask_t cpu_book_map[NR_CPUS];
  40. unsigned char cpu_book_id[NR_CPUS];
  41. static cpumask_t cpu_group_map(struct mask_info *info, unsigned int cpu)
  42. {
  43. cpumask_t mask;
  44. cpumask_clear(&mask);
  45. if (!topology_enabled || !MACHINE_HAS_TOPOLOGY) {
  46. cpumask_copy(&mask, cpumask_of(cpu));
  47. return mask;
  48. }
  49. while (info) {
  50. if (cpumask_test_cpu(cpu, &info->mask)) {
  51. mask = info->mask;
  52. break;
  53. }
  54. info = info->next;
  55. }
  56. if (cpumask_empty(&mask))
  57. cpumask_copy(&mask, cpumask_of(cpu));
  58. return mask;
  59. }
  60. static struct mask_info *add_cpus_to_mask(struct topology_cpu *tl_cpu,
  61. struct mask_info *book,
  62. struct mask_info *core,
  63. int one_core_per_cpu)
  64. {
  65. unsigned int cpu;
  66. for_each_set_bit(cpu, &tl_cpu->mask[0], TOPOLOGY_CPU_BITS) {
  67. unsigned int rcpu;
  68. int lcpu;
  69. rcpu = TOPOLOGY_CPU_BITS - 1 - cpu + tl_cpu->origin;
  70. lcpu = smp_find_processor_id(rcpu);
  71. if (lcpu >= 0) {
  72. cpumask_set_cpu(lcpu, &book->mask);
  73. cpu_book_id[lcpu] = book->id;
  74. cpumask_set_cpu(lcpu, &core->mask);
  75. cpu_core_id[lcpu] = rcpu;
  76. if (one_core_per_cpu) {
  77. cpu_socket_id[lcpu] = rcpu;
  78. core = core->next;
  79. } else {
  80. cpu_socket_id[lcpu] = core->id;
  81. }
  82. smp_cpu_set_polarization(lcpu, tl_cpu->pp);
  83. }
  84. }
  85. return core;
  86. }
  87. static void clear_masks(void)
  88. {
  89. struct mask_info *info;
  90. info = &core_info;
  91. while (info) {
  92. cpumask_clear(&info->mask);
  93. info = info->next;
  94. }
  95. info = &book_info;
  96. while (info) {
  97. cpumask_clear(&info->mask);
  98. info = info->next;
  99. }
  100. }
  101. static union topology_entry *next_tle(union topology_entry *tle)
  102. {
  103. if (!tle->nl)
  104. return (union topology_entry *)((struct topology_cpu *)tle + 1);
  105. return (union topology_entry *)((struct topology_container *)tle + 1);
  106. }
  107. static void __tl_to_cores_generic(struct sysinfo_15_1_x *info)
  108. {
  109. struct mask_info *core = &core_info;
  110. struct mask_info *book = &book_info;
  111. union topology_entry *tle, *end;
  112. tle = info->tle;
  113. end = (union topology_entry *)((unsigned long)info + info->length);
  114. while (tle < end) {
  115. switch (tle->nl) {
  116. case 2:
  117. book = book->next;
  118. book->id = tle->container.id;
  119. break;
  120. case 1:
  121. core = core->next;
  122. core->id = tle->container.id;
  123. break;
  124. case 0:
  125. add_cpus_to_mask(&tle->cpu, book, core, 0);
  126. break;
  127. default:
  128. clear_masks();
  129. return;
  130. }
  131. tle = next_tle(tle);
  132. }
  133. }
  134. static void __tl_to_cores_z10(struct sysinfo_15_1_x *info)
  135. {
  136. struct mask_info *core = &core_info;
  137. struct mask_info *book = &book_info;
  138. union topology_entry *tle, *end;
  139. tle = info->tle;
  140. end = (union topology_entry *)((unsigned long)info + info->length);
  141. while (tle < end) {
  142. switch (tle->nl) {
  143. case 1:
  144. book = book->next;
  145. book->id = tle->container.id;
  146. break;
  147. case 0:
  148. core = add_cpus_to_mask(&tle->cpu, book, core, 1);
  149. break;
  150. default:
  151. clear_masks();
  152. return;
  153. }
  154. tle = next_tle(tle);
  155. }
  156. }
  157. static void tl_to_cores(struct sysinfo_15_1_x *info)
  158. {
  159. struct cpuid cpu_id;
  160. get_cpu_id(&cpu_id);
  161. spin_lock_irq(&topology_lock);
  162. clear_masks();
  163. switch (cpu_id.machine) {
  164. case 0x2097:
  165. case 0x2098:
  166. __tl_to_cores_z10(info);
  167. break;
  168. default:
  169. __tl_to_cores_generic(info);
  170. }
  171. spin_unlock_irq(&topology_lock);
  172. }
  173. static void topology_update_polarization_simple(void)
  174. {
  175. int cpu;
  176. mutex_lock(&smp_cpu_state_mutex);
  177. for_each_possible_cpu(cpu)
  178. smp_cpu_set_polarization(cpu, POLARIZATION_HRZ);
  179. mutex_unlock(&smp_cpu_state_mutex);
  180. }
  181. static int ptf(unsigned long fc)
  182. {
  183. int rc;
  184. asm volatile(
  185. " .insn rre,0xb9a20000,%1,%1\n"
  186. " ipm %0\n"
  187. " srl %0,28\n"
  188. : "=d" (rc)
  189. : "d" (fc) : "cc");
  190. return rc;
  191. }
  192. int topology_set_cpu_management(int fc)
  193. {
  194. int cpu, rc;
  195. if (!MACHINE_HAS_TOPOLOGY)
  196. return -EOPNOTSUPP;
  197. if (fc)
  198. rc = ptf(PTF_VERTICAL);
  199. else
  200. rc = ptf(PTF_HORIZONTAL);
  201. if (rc)
  202. return -EBUSY;
  203. for_each_possible_cpu(cpu)
  204. smp_cpu_set_polarization(cpu, POLARIZATION_UNKNOWN);
  205. return rc;
  206. }
  207. static void update_cpu_core_map(void)
  208. {
  209. unsigned long flags;
  210. int cpu;
  211. spin_lock_irqsave(&topology_lock, flags);
  212. for_each_possible_cpu(cpu) {
  213. cpu_core_map[cpu] = cpu_group_map(&core_info, cpu);
  214. cpu_book_map[cpu] = cpu_group_map(&book_info, cpu);
  215. }
  216. spin_unlock_irqrestore(&topology_lock, flags);
  217. }
  218. void store_topology(struct sysinfo_15_1_x *info)
  219. {
  220. if (topology_max_mnest >= 3)
  221. stsi(info, 15, 1, 3);
  222. else
  223. stsi(info, 15, 1, 2);
  224. }
  225. int arch_update_cpu_topology(void)
  226. {
  227. struct sysinfo_15_1_x *info = tl_info;
  228. struct device *dev;
  229. int cpu;
  230. if (!MACHINE_HAS_TOPOLOGY) {
  231. update_cpu_core_map();
  232. topology_update_polarization_simple();
  233. return 0;
  234. }
  235. store_topology(info);
  236. tl_to_cores(info);
  237. update_cpu_core_map();
  238. for_each_online_cpu(cpu) {
  239. dev = get_cpu_device(cpu);
  240. kobject_uevent(&dev->kobj, KOBJ_CHANGE);
  241. }
  242. return 1;
  243. }
  244. static void topology_work_fn(struct work_struct *work)
  245. {
  246. rebuild_sched_domains();
  247. }
  248. void topology_schedule_update(void)
  249. {
  250. schedule_work(&topology_work);
  251. }
  252. static void topology_timer_fn(unsigned long ignored)
  253. {
  254. if (ptf(PTF_CHECK))
  255. topology_schedule_update();
  256. set_topology_timer();
  257. }
  258. static struct timer_list topology_timer =
  259. TIMER_DEFERRED_INITIALIZER(topology_timer_fn, 0, 0);
  260. static atomic_t topology_poll = ATOMIC_INIT(0);
  261. static void set_topology_timer(void)
  262. {
  263. if (atomic_add_unless(&topology_poll, -1, 0))
  264. mod_timer(&topology_timer, jiffies + HZ / 10);
  265. else
  266. mod_timer(&topology_timer, jiffies + HZ * 60);
  267. }
  268. void topology_expect_change(void)
  269. {
  270. if (!MACHINE_HAS_TOPOLOGY)
  271. return;
  272. /* This is racy, but it doesn't matter since it is just a heuristic.
  273. * Worst case is that we poll in a higher frequency for a bit longer.
  274. */
  275. if (atomic_read(&topology_poll) > 60)
  276. return;
  277. atomic_add(60, &topology_poll);
  278. set_topology_timer();
  279. }
  280. static int __init early_parse_topology(char *p)
  281. {
  282. if (strncmp(p, "off", 3))
  283. return 0;
  284. topology_enabled = 0;
  285. return 0;
  286. }
  287. early_param("topology", early_parse_topology);
  288. static void __init alloc_masks(struct sysinfo_15_1_x *info,
  289. struct mask_info *mask, int offset)
  290. {
  291. int i, nr_masks;
  292. nr_masks = info->mag[TOPOLOGY_NR_MAG - offset];
  293. for (i = 0; i < info->mnest - offset; i++)
  294. nr_masks *= info->mag[TOPOLOGY_NR_MAG - offset - 1 - i];
  295. nr_masks = max(nr_masks, 1);
  296. for (i = 0; i < nr_masks; i++) {
  297. mask->next = alloc_bootmem(sizeof(struct mask_info));
  298. mask = mask->next;
  299. }
  300. }
  301. void __init s390_init_cpu_topology(void)
  302. {
  303. struct sysinfo_15_1_x *info;
  304. int i;
  305. if (!MACHINE_HAS_TOPOLOGY)
  306. return;
  307. tl_info = alloc_bootmem_pages(PAGE_SIZE);
  308. info = tl_info;
  309. store_topology(info);
  310. pr_info("The CPU configuration topology of the machine is:");
  311. for (i = 0; i < TOPOLOGY_NR_MAG; i++)
  312. printk(KERN_CONT " %d", info->mag[i]);
  313. printk(KERN_CONT " / %d\n", info->mnest);
  314. alloc_masks(info, &core_info, 1);
  315. alloc_masks(info, &book_info, 2);
  316. }
  317. static int cpu_management;
  318. static ssize_t dispatching_show(struct device *dev,
  319. struct device_attribute *attr,
  320. char *buf)
  321. {
  322. ssize_t count;
  323. mutex_lock(&smp_cpu_state_mutex);
  324. count = sprintf(buf, "%d\n", cpu_management);
  325. mutex_unlock(&smp_cpu_state_mutex);
  326. return count;
  327. }
  328. static ssize_t dispatching_store(struct device *dev,
  329. struct device_attribute *attr,
  330. const char *buf,
  331. size_t count)
  332. {
  333. int val, rc;
  334. char delim;
  335. if (sscanf(buf, "%d %c", &val, &delim) != 1)
  336. return -EINVAL;
  337. if (val != 0 && val != 1)
  338. return -EINVAL;
  339. rc = 0;
  340. get_online_cpus();
  341. mutex_lock(&smp_cpu_state_mutex);
  342. if (cpu_management == val)
  343. goto out;
  344. rc = topology_set_cpu_management(val);
  345. if (rc)
  346. goto out;
  347. cpu_management = val;
  348. topology_expect_change();
  349. out:
  350. mutex_unlock(&smp_cpu_state_mutex);
  351. put_online_cpus();
  352. return rc ? rc : count;
  353. }
  354. static DEVICE_ATTR(dispatching, 0644, dispatching_show,
  355. dispatching_store);
  356. static ssize_t cpu_polarization_show(struct device *dev,
  357. struct device_attribute *attr, char *buf)
  358. {
  359. int cpu = dev->id;
  360. ssize_t count;
  361. mutex_lock(&smp_cpu_state_mutex);
  362. switch (smp_cpu_get_polarization(cpu)) {
  363. case POLARIZATION_HRZ:
  364. count = sprintf(buf, "horizontal\n");
  365. break;
  366. case POLARIZATION_VL:
  367. count = sprintf(buf, "vertical:low\n");
  368. break;
  369. case POLARIZATION_VM:
  370. count = sprintf(buf, "vertical:medium\n");
  371. break;
  372. case POLARIZATION_VH:
  373. count = sprintf(buf, "vertical:high\n");
  374. break;
  375. default:
  376. count = sprintf(buf, "unknown\n");
  377. break;
  378. }
  379. mutex_unlock(&smp_cpu_state_mutex);
  380. return count;
  381. }
  382. static DEVICE_ATTR(polarization, 0444, cpu_polarization_show, NULL);
  383. static struct attribute *topology_cpu_attrs[] = {
  384. &dev_attr_polarization.attr,
  385. NULL,
  386. };
  387. static struct attribute_group topology_cpu_attr_group = {
  388. .attrs = topology_cpu_attrs,
  389. };
  390. int topology_cpu_init(struct cpu *cpu)
  391. {
  392. return sysfs_create_group(&cpu->dev.kobj, &topology_cpu_attr_group);
  393. }
  394. static int __init topology_init(void)
  395. {
  396. if (!MACHINE_HAS_TOPOLOGY) {
  397. topology_update_polarization_simple();
  398. goto out;
  399. }
  400. set_topology_timer();
  401. out:
  402. update_cpu_core_map();
  403. return device_create_file(cpu_subsys.dev_root, &dev_attr_dispatching);
  404. }
  405. device_initcall(topology_init);