nand.txt 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. * Texas Instruments Davinci NAND
  2. This file provides information, what the device node for the
  3. davinci nand interface contain.
  4. Required properties:
  5. - compatible: "ti,davinci-nand";
  6. - reg : contain 2 offset/length values:
  7. - offset and length for the access window
  8. - offset and length for accessing the aemif control registers
  9. - ti,davinci-chipselect: Indicates on the davinci_nand driver which
  10. chipselect is used for accessing the nand.
  11. Recommended properties :
  12. - ti,davinci-mask-ale: mask for ale
  13. - ti,davinci-mask-cle: mask for cle
  14. - ti,davinci-mask-chipsel: mask for chipselect
  15. - ti,davinci-ecc-mode: ECC mode valid values for davinci driver:
  16. - "none"
  17. - "soft"
  18. - "hw"
  19. - ti,davinci-ecc-bits: used ECC bits, currently supported 1 or 4.
  20. - ti,davinci-nand-buswidth: buswidth 8 or 16
  21. - ti,davinci-nand-use-bbt: use flash based bad block table support.
  22. Example (enbw_cmc board):
  23. aemif@60000000 {
  24. compatible = "ti,davinci-aemif";
  25. #address-cells = <2>;
  26. #size-cells = <1>;
  27. reg = <0x68000000 0x80000>;
  28. ranges = <2 0 0x60000000 0x02000000
  29. 3 0 0x62000000 0x02000000
  30. 4 0 0x64000000 0x02000000
  31. 5 0 0x66000000 0x02000000
  32. 6 0 0x68000000 0x02000000>;
  33. nand@3,0 {
  34. compatible = "ti,davinci-nand";
  35. reg = <3 0x0 0x807ff
  36. 6 0x0 0x8000>;
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. ti,davinci-chipselect = <1>;
  40. ti,davinci-mask-ale = <0>;
  41. ti,davinci-mask-cle = <0>;
  42. ti,davinci-mask-chipsel = <0>;
  43. ti,davinci-ecc-mode = "hw";
  44. ti,davinci-ecc-bits = <4>;
  45. ti,davinci-nand-use-bbt;
  46. };
  47. };