apply.c 29 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. };
  65. struct mgr_priv_data {
  66. bool user_info_dirty;
  67. struct omap_overlay_manager_info user_info;
  68. bool info_dirty;
  69. struct omap_overlay_manager_info info;
  70. bool shadow_info_dirty;
  71. /* If true, GO bit is up and shadow registers cannot be written.
  72. * Never true for manual update displays */
  73. bool busy;
  74. /* If true, dispc output is enabled */
  75. bool updating;
  76. /* If true, a display is enabled using this manager */
  77. bool enabled;
  78. };
  79. static struct {
  80. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  81. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  82. bool irq_enabled;
  83. } dss_data;
  84. /* protects dss_data */
  85. static spinlock_t data_lock;
  86. /* lock for blocking functions */
  87. static DEFINE_MUTEX(apply_lock);
  88. static DECLARE_COMPLETION(extra_updated_completion);
  89. static void dss_register_vsync_isr(void);
  90. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  91. {
  92. return &dss_data.ovl_priv_data_array[ovl->id];
  93. }
  94. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  95. {
  96. return &dss_data.mgr_priv_data_array[mgr->id];
  97. }
  98. void dss_apply_init(void)
  99. {
  100. const int num_ovls = dss_feat_get_num_ovls();
  101. int i;
  102. spin_lock_init(&data_lock);
  103. for (i = 0; i < num_ovls; ++i) {
  104. struct ovl_priv_data *op;
  105. op = &dss_data.ovl_priv_data_array[i];
  106. op->info.global_alpha = 255;
  107. switch (i) {
  108. case 0:
  109. op->info.zorder = 0;
  110. break;
  111. case 1:
  112. op->info.zorder =
  113. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  114. break;
  115. case 2:
  116. op->info.zorder =
  117. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  118. break;
  119. case 3:
  120. op->info.zorder =
  121. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  122. break;
  123. }
  124. op->user_info = op->info;
  125. }
  126. }
  127. static bool ovl_manual_update(struct omap_overlay *ovl)
  128. {
  129. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  130. }
  131. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  132. {
  133. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  134. }
  135. /* Check if overlay parameters are compatible with display */
  136. static int dss_ovl_check(struct omap_overlay *ovl,
  137. struct omap_overlay_info *info, struct omap_dss_device *dssdev)
  138. {
  139. u16 outw, outh;
  140. u16 dw, dh;
  141. if (dssdev == NULL)
  142. return 0;
  143. dssdev->driver->get_resolution(dssdev, &dw, &dh);
  144. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  145. outw = info->width;
  146. outh = info->height;
  147. } else {
  148. if (info->out_width == 0)
  149. outw = info->width;
  150. else
  151. outw = info->out_width;
  152. if (info->out_height == 0)
  153. outh = info->height;
  154. else
  155. outh = info->out_height;
  156. }
  157. if (dw < info->pos_x + outw) {
  158. DSSERR("overlay %d horizontally not inside the display area "
  159. "(%d + %d >= %d)\n",
  160. ovl->id, info->pos_x, outw, dw);
  161. return -EINVAL;
  162. }
  163. if (dh < info->pos_y + outh) {
  164. DSSERR("overlay %d vertically not inside the display area "
  165. "(%d + %d >= %d)\n",
  166. ovl->id, info->pos_y, outh, dh);
  167. return -EINVAL;
  168. }
  169. return 0;
  170. }
  171. static int dss_mgr_check_zorder(struct omap_overlay_manager *mgr,
  172. struct omap_overlay_info **overlay_infos)
  173. {
  174. struct omap_overlay *ovl1, *ovl2;
  175. struct ovl_priv_data *op1, *op2;
  176. struct omap_overlay_info *info1, *info2;
  177. list_for_each_entry(ovl1, &mgr->overlays, list) {
  178. op1 = get_ovl_priv(ovl1);
  179. info1 = overlay_infos[ovl1->id];
  180. if (info1 == NULL)
  181. continue;
  182. list_for_each_entry(ovl2, &mgr->overlays, list) {
  183. if (ovl1 == ovl2)
  184. continue;
  185. op2 = get_ovl_priv(ovl2);
  186. info2 = overlay_infos[ovl2->id];
  187. if (info2 == NULL)
  188. continue;
  189. if (info1->zorder == info2->zorder) {
  190. DSSERR("overlays %d and %d have the same "
  191. "zorder %d\n",
  192. ovl1->id, ovl2->id, info1->zorder);
  193. return -EINVAL;
  194. }
  195. }
  196. }
  197. return 0;
  198. }
  199. static int dss_mgr_check(struct omap_overlay_manager *mgr,
  200. struct omap_dss_device *dssdev,
  201. struct omap_overlay_manager_info *info,
  202. struct omap_overlay_info **overlay_infos)
  203. {
  204. struct omap_overlay *ovl;
  205. int r;
  206. if (dss_has_feature(FEAT_ALPHA_FREE_ZORDER)) {
  207. r = dss_mgr_check_zorder(mgr, overlay_infos);
  208. if (r)
  209. return r;
  210. }
  211. list_for_each_entry(ovl, &mgr->overlays, list) {
  212. struct omap_overlay_info *oi;
  213. int r;
  214. oi = overlay_infos[ovl->id];
  215. if (oi == NULL)
  216. continue;
  217. r = dss_ovl_check(ovl, oi, dssdev);
  218. if (r)
  219. return r;
  220. }
  221. return 0;
  222. }
  223. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  224. struct omap_dss_device *dssdev, bool applying)
  225. {
  226. struct omap_overlay_info *oi;
  227. struct omap_overlay_manager_info *mi;
  228. struct omap_overlay *ovl;
  229. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  230. struct ovl_priv_data *op;
  231. struct mgr_priv_data *mp;
  232. mp = get_mgr_priv(mgr);
  233. if (applying && mp->user_info_dirty)
  234. mi = &mp->user_info;
  235. else
  236. mi = &mp->info;
  237. /* collect the infos to be tested into the array */
  238. list_for_each_entry(ovl, &mgr->overlays, list) {
  239. op = get_ovl_priv(ovl);
  240. if (!op->enabled)
  241. oi = NULL;
  242. else if (applying && op->user_info_dirty)
  243. oi = &op->user_info;
  244. else
  245. oi = &op->info;
  246. ois[ovl->id] = oi;
  247. }
  248. return dss_mgr_check(mgr, dssdev, mi, ois);
  249. }
  250. /*
  251. * check manager and overlay settings using overlay_info from data->info
  252. */
  253. static int dss_check_settings(struct omap_overlay_manager *mgr,
  254. struct omap_dss_device *dssdev)
  255. {
  256. return dss_check_settings_low(mgr, dssdev, false);
  257. }
  258. /*
  259. * check manager and overlay settings using overlay_info from ovl->info if
  260. * dirty and from data->info otherwise
  261. */
  262. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  263. struct omap_dss_device *dssdev)
  264. {
  265. return dss_check_settings_low(mgr, dssdev, true);
  266. }
  267. static bool need_isr(void)
  268. {
  269. const int num_mgrs = dss_feat_get_num_mgrs();
  270. int i;
  271. for (i = 0; i < num_mgrs; ++i) {
  272. struct omap_overlay_manager *mgr;
  273. struct mgr_priv_data *mp;
  274. struct omap_overlay *ovl;
  275. mgr = omap_dss_get_overlay_manager(i);
  276. mp = get_mgr_priv(mgr);
  277. if (!mp->enabled)
  278. continue;
  279. if (mgr_manual_update(mgr)) {
  280. /* to catch FRAMEDONE */
  281. if (mp->updating)
  282. return true;
  283. } else {
  284. /* to catch GO bit going down */
  285. if (mp->busy)
  286. return true;
  287. /* to write new values to registers */
  288. if (mp->info_dirty)
  289. return true;
  290. /* to set GO bit */
  291. if (mp->shadow_info_dirty)
  292. return true;
  293. list_for_each_entry(ovl, &mgr->overlays, list) {
  294. struct ovl_priv_data *op;
  295. op = get_ovl_priv(ovl);
  296. /*
  297. * NOTE: we check extra_info flags even for
  298. * disabled overlays, as extra_infos need to be
  299. * always written.
  300. */
  301. /* to write new values to registers */
  302. if (op->extra_info_dirty)
  303. return true;
  304. /* to set GO bit */
  305. if (op->shadow_extra_info_dirty)
  306. return true;
  307. if (!op->enabled)
  308. continue;
  309. /* to write new values to registers */
  310. if (op->info_dirty)
  311. return true;
  312. /* to set GO bit */
  313. if (op->shadow_info_dirty)
  314. return true;
  315. }
  316. }
  317. }
  318. return false;
  319. }
  320. static bool need_go(struct omap_overlay_manager *mgr)
  321. {
  322. struct omap_overlay *ovl;
  323. struct mgr_priv_data *mp;
  324. struct ovl_priv_data *op;
  325. mp = get_mgr_priv(mgr);
  326. if (mp->shadow_info_dirty)
  327. return true;
  328. list_for_each_entry(ovl, &mgr->overlays, list) {
  329. op = get_ovl_priv(ovl);
  330. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  331. return true;
  332. }
  333. return false;
  334. }
  335. /* returns true if an extra_info field is currently being updated */
  336. static bool extra_info_update_ongoing(void)
  337. {
  338. const int num_ovls = omap_dss_get_num_overlays();
  339. struct ovl_priv_data *op;
  340. struct omap_overlay *ovl;
  341. struct mgr_priv_data *mp;
  342. int i;
  343. for (i = 0; i < num_ovls; ++i) {
  344. ovl = omap_dss_get_overlay(i);
  345. op = get_ovl_priv(ovl);
  346. mp = get_mgr_priv(ovl->manager);
  347. if (!mp->enabled)
  348. continue;
  349. if (!mp->updating)
  350. continue;
  351. if (op->extra_info_dirty || op->shadow_extra_info_dirty)
  352. return true;
  353. }
  354. return false;
  355. }
  356. /* wait until no extra_info updates are pending */
  357. static void wait_pending_extra_info_updates(void)
  358. {
  359. bool updating;
  360. unsigned long flags;
  361. unsigned long t;
  362. spin_lock_irqsave(&data_lock, flags);
  363. updating = extra_info_update_ongoing();
  364. if (!updating) {
  365. spin_unlock_irqrestore(&data_lock, flags);
  366. return;
  367. }
  368. init_completion(&extra_updated_completion);
  369. spin_unlock_irqrestore(&data_lock, flags);
  370. t = msecs_to_jiffies(500);
  371. wait_for_completion_timeout(&extra_updated_completion, t);
  372. updating = extra_info_update_ongoing();
  373. WARN_ON(updating);
  374. }
  375. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  376. {
  377. unsigned long timeout = msecs_to_jiffies(500);
  378. struct mgr_priv_data *mp;
  379. u32 irq;
  380. int r;
  381. int i;
  382. struct omap_dss_device *dssdev = mgr->device;
  383. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  384. return 0;
  385. if (mgr_manual_update(mgr))
  386. return 0;
  387. irq = dispc_mgr_get_vsync_irq(mgr->id);
  388. mp = get_mgr_priv(mgr);
  389. i = 0;
  390. while (1) {
  391. unsigned long flags;
  392. bool shadow_dirty, dirty;
  393. spin_lock_irqsave(&data_lock, flags);
  394. dirty = mp->info_dirty;
  395. shadow_dirty = mp->shadow_info_dirty;
  396. spin_unlock_irqrestore(&data_lock, flags);
  397. if (!dirty && !shadow_dirty) {
  398. r = 0;
  399. break;
  400. }
  401. /* 4 iterations is the worst case:
  402. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  403. * 2 - first VSYNC, dirty = true
  404. * 3 - dirty = false, shadow_dirty = true
  405. * 4 - shadow_dirty = false */
  406. if (i++ == 3) {
  407. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  408. mgr->id);
  409. r = 0;
  410. break;
  411. }
  412. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  413. if (r == -ERESTARTSYS)
  414. break;
  415. if (r) {
  416. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  417. break;
  418. }
  419. }
  420. return r;
  421. }
  422. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  423. {
  424. unsigned long timeout = msecs_to_jiffies(500);
  425. struct ovl_priv_data *op;
  426. struct omap_dss_device *dssdev;
  427. u32 irq;
  428. int r;
  429. int i;
  430. if (!ovl->manager)
  431. return 0;
  432. dssdev = ovl->manager->device;
  433. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  434. return 0;
  435. if (ovl_manual_update(ovl))
  436. return 0;
  437. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  438. op = get_ovl_priv(ovl);
  439. i = 0;
  440. while (1) {
  441. unsigned long flags;
  442. bool shadow_dirty, dirty;
  443. spin_lock_irqsave(&data_lock, flags);
  444. dirty = op->info_dirty;
  445. shadow_dirty = op->shadow_info_dirty;
  446. spin_unlock_irqrestore(&data_lock, flags);
  447. if (!dirty && !shadow_dirty) {
  448. r = 0;
  449. break;
  450. }
  451. /* 4 iterations is the worst case:
  452. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  453. * 2 - first VSYNC, dirty = true
  454. * 3 - dirty = false, shadow_dirty = true
  455. * 4 - shadow_dirty = false */
  456. if (i++ == 3) {
  457. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  458. ovl->id);
  459. r = 0;
  460. break;
  461. }
  462. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  463. if (r == -ERESTARTSYS)
  464. break;
  465. if (r) {
  466. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  467. break;
  468. }
  469. }
  470. return r;
  471. }
  472. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  473. {
  474. struct ovl_priv_data *op = get_ovl_priv(ovl);
  475. struct omap_overlay_info *oi;
  476. bool ilace, replication;
  477. struct mgr_priv_data *mp;
  478. int r;
  479. DSSDBGF("%d", ovl->id);
  480. if (!op->enabled || !op->info_dirty)
  481. return;
  482. oi = &op->info;
  483. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  484. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  485. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  486. if (r) {
  487. /*
  488. * We can't do much here, as this function can be called from
  489. * vsync interrupt.
  490. */
  491. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  492. /* This will leave fifo configurations in a nonoptimal state */
  493. op->enabled = false;
  494. dispc_ovl_enable(ovl->id, false);
  495. return;
  496. }
  497. mp = get_mgr_priv(ovl->manager);
  498. op->info_dirty = false;
  499. if (mp->updating)
  500. op->shadow_info_dirty = true;
  501. }
  502. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  503. {
  504. struct ovl_priv_data *op = get_ovl_priv(ovl);
  505. struct mgr_priv_data *mp;
  506. DSSDBGF("%d", ovl->id);
  507. if (!op->extra_info_dirty)
  508. return;
  509. /* note: write also when op->enabled == false, so that the ovl gets
  510. * disabled */
  511. dispc_ovl_enable(ovl->id, op->enabled);
  512. dispc_ovl_set_channel_out(ovl->id, op->channel);
  513. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  514. mp = get_mgr_priv(ovl->manager);
  515. op->extra_info_dirty = false;
  516. if (mp->updating)
  517. op->shadow_extra_info_dirty = true;
  518. }
  519. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  520. {
  521. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  522. struct omap_overlay *ovl;
  523. DSSDBGF("%d", mgr->id);
  524. if (!mp->enabled)
  525. return;
  526. WARN_ON(mp->busy);
  527. /* Commit overlay settings */
  528. list_for_each_entry(ovl, &mgr->overlays, list) {
  529. dss_ovl_write_regs(ovl);
  530. dss_ovl_write_regs_extra(ovl);
  531. }
  532. if (mp->info_dirty) {
  533. dispc_mgr_setup(mgr->id, &mp->info);
  534. mp->info_dirty = false;
  535. if (mp->updating)
  536. mp->shadow_info_dirty = true;
  537. }
  538. }
  539. static void dss_write_regs(void)
  540. {
  541. const int num_mgrs = omap_dss_get_num_overlay_managers();
  542. int i;
  543. for (i = 0; i < num_mgrs; ++i) {
  544. struct omap_overlay_manager *mgr;
  545. struct mgr_priv_data *mp;
  546. int r;
  547. mgr = omap_dss_get_overlay_manager(i);
  548. mp = get_mgr_priv(mgr);
  549. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  550. continue;
  551. r = dss_check_settings(mgr, mgr->device);
  552. if (r) {
  553. DSSERR("cannot write registers for manager %s: "
  554. "illegal configuration\n", mgr->name);
  555. continue;
  556. }
  557. dss_mgr_write_regs(mgr);
  558. }
  559. }
  560. static void dss_set_go_bits(void)
  561. {
  562. const int num_mgrs = omap_dss_get_num_overlay_managers();
  563. int i;
  564. for (i = 0; i < num_mgrs; ++i) {
  565. struct omap_overlay_manager *mgr;
  566. struct mgr_priv_data *mp;
  567. mgr = omap_dss_get_overlay_manager(i);
  568. mp = get_mgr_priv(mgr);
  569. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  570. continue;
  571. if (!need_go(mgr))
  572. continue;
  573. mp->busy = true;
  574. if (!dss_data.irq_enabled && need_isr())
  575. dss_register_vsync_isr();
  576. dispc_mgr_go(mgr->id);
  577. }
  578. }
  579. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  580. {
  581. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  582. unsigned long flags;
  583. int r;
  584. spin_lock_irqsave(&data_lock, flags);
  585. WARN_ON(mp->updating);
  586. r = dss_check_settings(mgr, mgr->device);
  587. if (r) {
  588. DSSERR("cannot start manual update: illegal configuration\n");
  589. spin_unlock_irqrestore(&data_lock, flags);
  590. return;
  591. }
  592. dss_mgr_write_regs(mgr);
  593. mp->updating = true;
  594. if (!dss_data.irq_enabled && need_isr())
  595. dss_register_vsync_isr();
  596. dispc_mgr_enable(mgr->id, true);
  597. spin_unlock_irqrestore(&data_lock, flags);
  598. }
  599. static void dss_apply_irq_handler(void *data, u32 mask);
  600. static void dss_register_vsync_isr(void)
  601. {
  602. const int num_mgrs = dss_feat_get_num_mgrs();
  603. u32 mask;
  604. int r, i;
  605. mask = 0;
  606. for (i = 0; i < num_mgrs; ++i)
  607. mask |= dispc_mgr_get_vsync_irq(i);
  608. for (i = 0; i < num_mgrs; ++i)
  609. mask |= dispc_mgr_get_framedone_irq(i);
  610. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  611. WARN_ON(r);
  612. dss_data.irq_enabled = true;
  613. }
  614. static void dss_unregister_vsync_isr(void)
  615. {
  616. const int num_mgrs = dss_feat_get_num_mgrs();
  617. u32 mask;
  618. int r, i;
  619. mask = 0;
  620. for (i = 0; i < num_mgrs; ++i)
  621. mask |= dispc_mgr_get_vsync_irq(i);
  622. for (i = 0; i < num_mgrs; ++i)
  623. mask |= dispc_mgr_get_framedone_irq(i);
  624. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  625. WARN_ON(r);
  626. dss_data.irq_enabled = false;
  627. }
  628. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  629. {
  630. struct omap_overlay *ovl;
  631. struct mgr_priv_data *mp;
  632. struct ovl_priv_data *op;
  633. mp = get_mgr_priv(mgr);
  634. mp->shadow_info_dirty = false;
  635. list_for_each_entry(ovl, &mgr->overlays, list) {
  636. op = get_ovl_priv(ovl);
  637. op->shadow_info_dirty = false;
  638. op->shadow_extra_info_dirty = false;
  639. }
  640. }
  641. static void dss_apply_irq_handler(void *data, u32 mask)
  642. {
  643. const int num_mgrs = dss_feat_get_num_mgrs();
  644. int i;
  645. bool extra_updating;
  646. spin_lock(&data_lock);
  647. /* clear busy, updating flags, shadow_dirty flags */
  648. for (i = 0; i < num_mgrs; i++) {
  649. struct omap_overlay_manager *mgr;
  650. struct mgr_priv_data *mp;
  651. bool was_updating;
  652. mgr = omap_dss_get_overlay_manager(i);
  653. mp = get_mgr_priv(mgr);
  654. if (!mp->enabled)
  655. continue;
  656. was_updating = mp->updating;
  657. mp->updating = dispc_mgr_is_enabled(i);
  658. if (!mgr_manual_update(mgr)) {
  659. bool was_busy = mp->busy;
  660. mp->busy = dispc_mgr_go_busy(i);
  661. if (was_busy && !mp->busy)
  662. mgr_clear_shadow_dirty(mgr);
  663. } else {
  664. if (was_updating && !mp->updating)
  665. mgr_clear_shadow_dirty(mgr);
  666. }
  667. }
  668. dss_write_regs();
  669. dss_set_go_bits();
  670. extra_updating = extra_info_update_ongoing();
  671. if (!extra_updating)
  672. complete_all(&extra_updated_completion);
  673. if (!need_isr())
  674. dss_unregister_vsync_isr();
  675. spin_unlock(&data_lock);
  676. }
  677. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  678. {
  679. struct ovl_priv_data *op;
  680. op = get_ovl_priv(ovl);
  681. if (!op->user_info_dirty)
  682. return;
  683. op->user_info_dirty = false;
  684. op->info_dirty = true;
  685. op->info = op->user_info;
  686. }
  687. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  688. {
  689. struct mgr_priv_data *mp;
  690. mp = get_mgr_priv(mgr);
  691. if (!mp->user_info_dirty)
  692. return;
  693. mp->user_info_dirty = false;
  694. mp->info_dirty = true;
  695. mp->info = mp->user_info;
  696. }
  697. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  698. {
  699. unsigned long flags;
  700. struct omap_overlay *ovl;
  701. int r;
  702. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  703. spin_lock_irqsave(&data_lock, flags);
  704. r = dss_check_settings_apply(mgr, mgr->device);
  705. if (r) {
  706. spin_unlock_irqrestore(&data_lock, flags);
  707. DSSERR("failed to apply settings: illegal configuration.\n");
  708. return r;
  709. }
  710. /* Configure overlays */
  711. list_for_each_entry(ovl, &mgr->overlays, list)
  712. omap_dss_mgr_apply_ovl(ovl);
  713. /* Configure manager */
  714. omap_dss_mgr_apply_mgr(mgr);
  715. dss_write_regs();
  716. dss_set_go_bits();
  717. spin_unlock_irqrestore(&data_lock, flags);
  718. return 0;
  719. }
  720. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  721. {
  722. struct ovl_priv_data *op;
  723. op = get_ovl_priv(ovl);
  724. if (op->enabled == enable)
  725. return;
  726. op->enabled = enable;
  727. op->extra_info_dirty = true;
  728. }
  729. static void dss_ovl_setup_fifo(struct omap_overlay *ovl)
  730. {
  731. struct ovl_priv_data *op = get_ovl_priv(ovl);
  732. struct omap_dss_device *dssdev;
  733. u32 size, burst_size;
  734. u32 fifo_low, fifo_high;
  735. dssdev = ovl->manager->device;
  736. size = dispc_ovl_get_fifo_size(ovl->id);
  737. burst_size = dispc_ovl_get_burst_size(ovl->id);
  738. switch (dssdev->type) {
  739. case OMAP_DISPLAY_TYPE_DPI:
  740. case OMAP_DISPLAY_TYPE_DBI:
  741. case OMAP_DISPLAY_TYPE_SDI:
  742. case OMAP_DISPLAY_TYPE_VENC:
  743. case OMAP_DISPLAY_TYPE_HDMI:
  744. default_get_overlay_fifo_thresholds(ovl->id, size,
  745. burst_size, &fifo_low, &fifo_high);
  746. break;
  747. #ifdef CONFIG_OMAP2_DSS_DSI
  748. case OMAP_DISPLAY_TYPE_DSI:
  749. dsi_get_overlay_fifo_thresholds(ovl->id, size,
  750. burst_size, &fifo_low, &fifo_high);
  751. break;
  752. #endif
  753. default:
  754. BUG();
  755. }
  756. op->fifo_low = fifo_low;
  757. op->fifo_high = fifo_high;
  758. op->extra_info_dirty = true;
  759. }
  760. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr)
  761. {
  762. struct omap_overlay *ovl;
  763. struct ovl_priv_data *op;
  764. struct mgr_priv_data *mp;
  765. mp = get_mgr_priv(mgr);
  766. if (!mp->enabled)
  767. return;
  768. list_for_each_entry(ovl, &mgr->overlays, list) {
  769. op = get_ovl_priv(ovl);
  770. if (!op->enabled)
  771. continue;
  772. dss_ovl_setup_fifo(ovl);
  773. }
  774. }
  775. int dss_mgr_enable(struct omap_overlay_manager *mgr)
  776. {
  777. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  778. unsigned long flags;
  779. int r;
  780. mutex_lock(&apply_lock);
  781. if (mp->enabled)
  782. goto out;
  783. spin_lock_irqsave(&data_lock, flags);
  784. mp->enabled = true;
  785. r = dss_check_settings(mgr, mgr->device);
  786. mp->enabled = false;
  787. if (r) {
  788. DSSERR("failed to enable manager %d: check_settings failed\n",
  789. mgr->id);
  790. goto err;
  791. }
  792. mp->enabled = true;
  793. dss_mgr_setup_fifos(mgr);
  794. dss_write_regs();
  795. dss_set_go_bits();
  796. if (!mgr_manual_update(mgr))
  797. mp->updating = true;
  798. spin_unlock_irqrestore(&data_lock, flags);
  799. if (!mgr_manual_update(mgr))
  800. dispc_mgr_enable(mgr->id, true);
  801. out:
  802. mutex_unlock(&apply_lock);
  803. return 0;
  804. err:
  805. spin_unlock_irqrestore(&data_lock, flags);
  806. mutex_unlock(&apply_lock);
  807. return r;
  808. }
  809. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  810. {
  811. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  812. unsigned long flags;
  813. mutex_lock(&apply_lock);
  814. if (!mp->enabled)
  815. goto out;
  816. if (!mgr_manual_update(mgr))
  817. dispc_mgr_enable(mgr->id, false);
  818. spin_lock_irqsave(&data_lock, flags);
  819. mp->updating = false;
  820. mp->enabled = false;
  821. spin_unlock_irqrestore(&data_lock, flags);
  822. out:
  823. mutex_unlock(&apply_lock);
  824. }
  825. static int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
  826. const struct omap_overlay_manager_info *info)
  827. {
  828. if (dss_has_feature(FEAT_ALPHA_FIXED_ZORDER)) {
  829. /*
  830. * OMAP3 supports only graphics source transparency color key
  831. * and alpha blending simultaneously. See TRM 15.4.2.4.2.2
  832. * Alpha Mode.
  833. */
  834. if (info->partial_alpha_enabled && info->trans_enabled
  835. && info->trans_key_type != OMAP_DSS_COLOR_KEY_GFX_DST) {
  836. DSSERR("check_manager: illegal transparency key\n");
  837. return -EINVAL;
  838. }
  839. }
  840. return 0;
  841. }
  842. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  843. struct omap_overlay_manager_info *info)
  844. {
  845. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  846. unsigned long flags;
  847. int r;
  848. r = dss_mgr_simple_check(mgr, info);
  849. if (r)
  850. return r;
  851. spin_lock_irqsave(&data_lock, flags);
  852. mp->user_info = *info;
  853. mp->user_info_dirty = true;
  854. spin_unlock_irqrestore(&data_lock, flags);
  855. return 0;
  856. }
  857. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  858. struct omap_overlay_manager_info *info)
  859. {
  860. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  861. unsigned long flags;
  862. spin_lock_irqsave(&data_lock, flags);
  863. *info = mp->user_info;
  864. spin_unlock_irqrestore(&data_lock, flags);
  865. }
  866. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  867. struct omap_dss_device *dssdev)
  868. {
  869. int r;
  870. mutex_lock(&apply_lock);
  871. if (dssdev->manager) {
  872. DSSERR("display '%s' already has a manager '%s'\n",
  873. dssdev->name, dssdev->manager->name);
  874. r = -EINVAL;
  875. goto err;
  876. }
  877. if ((mgr->supported_displays & dssdev->type) == 0) {
  878. DSSERR("display '%s' does not support manager '%s'\n",
  879. dssdev->name, mgr->name);
  880. r = -EINVAL;
  881. goto err;
  882. }
  883. dssdev->manager = mgr;
  884. mgr->device = dssdev;
  885. mutex_unlock(&apply_lock);
  886. return 0;
  887. err:
  888. mutex_unlock(&apply_lock);
  889. return r;
  890. }
  891. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  892. {
  893. int r;
  894. mutex_lock(&apply_lock);
  895. if (!mgr->device) {
  896. DSSERR("failed to unset display, display not set.\n");
  897. r = -EINVAL;
  898. goto err;
  899. }
  900. /*
  901. * Don't allow currently enabled displays to have the overlay manager
  902. * pulled out from underneath them
  903. */
  904. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  905. r = -EINVAL;
  906. goto err;
  907. }
  908. mgr->device->manager = NULL;
  909. mgr->device = NULL;
  910. mutex_unlock(&apply_lock);
  911. return 0;
  912. err:
  913. mutex_unlock(&apply_lock);
  914. return r;
  915. }
  916. static int dss_ovl_simple_check(struct omap_overlay *ovl,
  917. const struct omap_overlay_info *info)
  918. {
  919. if (info->paddr == 0) {
  920. DSSERR("check_overlay: paddr cannot be 0\n");
  921. return -EINVAL;
  922. }
  923. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  924. if (info->out_width != 0 && info->width != info->out_width) {
  925. DSSERR("check_overlay: overlay %d doesn't support "
  926. "scaling\n", ovl->id);
  927. return -EINVAL;
  928. }
  929. if (info->out_height != 0 && info->height != info->out_height) {
  930. DSSERR("check_overlay: overlay %d doesn't support "
  931. "scaling\n", ovl->id);
  932. return -EINVAL;
  933. }
  934. }
  935. if ((ovl->supported_modes & info->color_mode) == 0) {
  936. DSSERR("check_overlay: overlay %d doesn't support mode %d\n",
  937. ovl->id, info->color_mode);
  938. return -EINVAL;
  939. }
  940. if (info->zorder >= omap_dss_get_num_overlays()) {
  941. DSSERR("check_overlay: zorder %d too high\n", info->zorder);
  942. return -EINVAL;
  943. }
  944. return 0;
  945. }
  946. int dss_ovl_set_info(struct omap_overlay *ovl,
  947. struct omap_overlay_info *info)
  948. {
  949. struct ovl_priv_data *op = get_ovl_priv(ovl);
  950. unsigned long flags;
  951. int r;
  952. r = dss_ovl_simple_check(ovl, info);
  953. if (r)
  954. return r;
  955. spin_lock_irqsave(&data_lock, flags);
  956. op->user_info = *info;
  957. op->user_info_dirty = true;
  958. spin_unlock_irqrestore(&data_lock, flags);
  959. return 0;
  960. }
  961. void dss_ovl_get_info(struct omap_overlay *ovl,
  962. struct omap_overlay_info *info)
  963. {
  964. struct ovl_priv_data *op = get_ovl_priv(ovl);
  965. unsigned long flags;
  966. spin_lock_irqsave(&data_lock, flags);
  967. *info = op->user_info;
  968. spin_unlock_irqrestore(&data_lock, flags);
  969. }
  970. int dss_ovl_set_manager(struct omap_overlay *ovl,
  971. struct omap_overlay_manager *mgr)
  972. {
  973. struct ovl_priv_data *op = get_ovl_priv(ovl);
  974. unsigned long flags;
  975. int r;
  976. if (!mgr)
  977. return -EINVAL;
  978. mutex_lock(&apply_lock);
  979. if (ovl->manager) {
  980. DSSERR("overlay '%s' already has a manager '%s'\n",
  981. ovl->name, ovl->manager->name);
  982. r = -EINVAL;
  983. goto err;
  984. }
  985. spin_lock_irqsave(&data_lock, flags);
  986. if (op->enabled) {
  987. spin_unlock_irqrestore(&data_lock, flags);
  988. DSSERR("overlay has to be disabled to change the manager\n");
  989. r = -EINVAL;
  990. goto err;
  991. }
  992. op->channel = mgr->id;
  993. op->extra_info_dirty = true;
  994. ovl->manager = mgr;
  995. list_add_tail(&ovl->list, &mgr->overlays);
  996. spin_unlock_irqrestore(&data_lock, flags);
  997. /* XXX: When there is an overlay on a DSI manual update display, and
  998. * the overlay is first disabled, then moved to tv, and enabled, we
  999. * seem to get SYNC_LOST_DIGIT error.
  1000. *
  1001. * Waiting doesn't seem to help, but updating the manual update display
  1002. * after disabling the overlay seems to fix this. This hints that the
  1003. * overlay is perhaps somehow tied to the LCD output until the output
  1004. * is updated.
  1005. *
  1006. * Userspace workaround for this is to update the LCD after disabling
  1007. * the overlay, but before moving the overlay to TV.
  1008. */
  1009. mutex_unlock(&apply_lock);
  1010. return 0;
  1011. err:
  1012. mutex_unlock(&apply_lock);
  1013. return r;
  1014. }
  1015. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  1016. {
  1017. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1018. unsigned long flags;
  1019. int r;
  1020. mutex_lock(&apply_lock);
  1021. if (!ovl->manager) {
  1022. DSSERR("failed to detach overlay: manager not set\n");
  1023. r = -EINVAL;
  1024. goto err;
  1025. }
  1026. spin_lock_irqsave(&data_lock, flags);
  1027. if (op->enabled) {
  1028. spin_unlock_irqrestore(&data_lock, flags);
  1029. DSSERR("overlay has to be disabled to unset the manager\n");
  1030. r = -EINVAL;
  1031. goto err;
  1032. }
  1033. op->channel = -1;
  1034. ovl->manager = NULL;
  1035. list_del(&ovl->list);
  1036. spin_unlock_irqrestore(&data_lock, flags);
  1037. mutex_unlock(&apply_lock);
  1038. return 0;
  1039. err:
  1040. mutex_unlock(&apply_lock);
  1041. return r;
  1042. }
  1043. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  1044. {
  1045. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1046. unsigned long flags;
  1047. bool e;
  1048. spin_lock_irqsave(&data_lock, flags);
  1049. e = op->enabled;
  1050. spin_unlock_irqrestore(&data_lock, flags);
  1051. return e;
  1052. }
  1053. int dss_ovl_enable(struct omap_overlay *ovl)
  1054. {
  1055. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1056. unsigned long flags;
  1057. int r;
  1058. mutex_lock(&apply_lock);
  1059. if (op->enabled) {
  1060. r = 0;
  1061. goto err1;
  1062. }
  1063. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1064. r = -EINVAL;
  1065. goto err1;
  1066. }
  1067. spin_lock_irqsave(&data_lock, flags);
  1068. op->enabled = true;
  1069. r = dss_check_settings(ovl->manager, ovl->manager->device);
  1070. op->enabled = false;
  1071. if (r) {
  1072. DSSERR("failed to enable overlay %d: check_settings failed\n",
  1073. ovl->id);
  1074. goto err2;
  1075. }
  1076. dss_apply_ovl_enable(ovl, true);
  1077. dss_ovl_setup_fifo(ovl);
  1078. dss_write_regs();
  1079. dss_set_go_bits();
  1080. spin_unlock_irqrestore(&data_lock, flags);
  1081. mutex_unlock(&apply_lock);
  1082. return 0;
  1083. err2:
  1084. spin_unlock_irqrestore(&data_lock, flags);
  1085. err1:
  1086. mutex_unlock(&apply_lock);
  1087. return r;
  1088. }
  1089. int dss_ovl_disable(struct omap_overlay *ovl)
  1090. {
  1091. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1092. unsigned long flags;
  1093. int r;
  1094. mutex_lock(&apply_lock);
  1095. if (!op->enabled) {
  1096. r = 0;
  1097. goto err;
  1098. }
  1099. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1100. r = -EINVAL;
  1101. goto err;
  1102. }
  1103. spin_lock_irqsave(&data_lock, flags);
  1104. dss_apply_ovl_enable(ovl, false);
  1105. dss_write_regs();
  1106. dss_set_go_bits();
  1107. spin_unlock_irqrestore(&data_lock, flags);
  1108. mutex_unlock(&apply_lock);
  1109. return 0;
  1110. err:
  1111. mutex_unlock(&apply_lock);
  1112. return r;
  1113. }