qeth_main.c 228 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/config.h>
  29. #include <linux/module.h>
  30. #include <linux/moduleparam.h>
  31. #include <linux/string.h>
  32. #include <linux/errno.h>
  33. #include <linux/mm.h>
  34. #include <linux/ip.h>
  35. #include <linux/inetdevice.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/sched.h>
  38. #include <linux/workqueue.h>
  39. #include <linux/kernel.h>
  40. #include <linux/slab.h>
  41. #include <linux/interrupt.h>
  42. #include <linux/tcp.h>
  43. #include <linux/icmp.h>
  44. #include <linux/skbuff.h>
  45. #include <linux/in.h>
  46. #include <linux/igmp.h>
  47. #include <linux/init.h>
  48. #include <linux/reboot.h>
  49. #include <linux/mii.h>
  50. #include <linux/rcupdate.h>
  51. #include <linux/ethtool.h>
  52. #include <net/arp.h>
  53. #include <net/ip.h>
  54. #include <net/route.h>
  55. #include <asm/ebcdic.h>
  56. #include <asm/io.h>
  57. #include <asm/qeth.h>
  58. #include <asm/timex.h>
  59. #include <asm/semaphore.h>
  60. #include <asm/uaccess.h>
  61. #include <asm/s390_rdev.h>
  62. #include "qeth.h"
  63. #include "qeth_mpc.h"
  64. #include "qeth_fs.h"
  65. #include "qeth_eddp.h"
  66. #include "qeth_tso.h"
  67. static const char *version = "qeth S/390 OSA-Express driver";
  68. /**
  69. * Debug Facility Stuff
  70. */
  71. static debug_info_t *qeth_dbf_setup = NULL;
  72. static debug_info_t *qeth_dbf_data = NULL;
  73. static debug_info_t *qeth_dbf_misc = NULL;
  74. static debug_info_t *qeth_dbf_control = NULL;
  75. debug_info_t *qeth_dbf_trace = NULL;
  76. static debug_info_t *qeth_dbf_sense = NULL;
  77. static debug_info_t *qeth_dbf_qerr = NULL;
  78. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static void
  132. qeth_notify_processes(void)
  133. {
  134. /*notify all registered processes */
  135. struct qeth_notify_list_struct *n_entry;
  136. QETH_DBF_TEXT(trace,3,"procnoti");
  137. spin_lock(&qeth_notify_lock);
  138. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  139. send_sig(n_entry->signum, n_entry->task, 1);
  140. }
  141. spin_unlock(&qeth_notify_lock);
  142. }
  143. int
  144. qeth_notifier_unregister(struct task_struct *p)
  145. {
  146. struct qeth_notify_list_struct *n_entry, *tmp;
  147. QETH_DBF_TEXT(trace, 2, "notunreg");
  148. spin_lock(&qeth_notify_lock);
  149. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  150. if (n_entry->task == p) {
  151. list_del(&n_entry->list);
  152. kfree(n_entry);
  153. goto out;
  154. }
  155. }
  156. out:
  157. spin_unlock(&qeth_notify_lock);
  158. return 0;
  159. }
  160. int
  161. qeth_notifier_register(struct task_struct *p, int signum)
  162. {
  163. struct qeth_notify_list_struct *n_entry;
  164. /*check first if entry already exists*/
  165. spin_lock(&qeth_notify_lock);
  166. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  167. if (n_entry->task == p) {
  168. n_entry->signum = signum;
  169. spin_unlock(&qeth_notify_lock);
  170. return 0;
  171. }
  172. }
  173. spin_unlock(&qeth_notify_lock);
  174. n_entry = (struct qeth_notify_list_struct *)
  175. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  176. if (!n_entry)
  177. return -ENOMEM;
  178. n_entry->task = p;
  179. n_entry->signum = signum;
  180. spin_lock(&qeth_notify_lock);
  181. list_add(&n_entry->list,&qeth_notify_list);
  182. spin_unlock(&qeth_notify_lock);
  183. return 0;
  184. }
  185. /**
  186. * free channel command buffers
  187. */
  188. static void
  189. qeth_clean_channel(struct qeth_channel *channel)
  190. {
  191. int cnt;
  192. QETH_DBF_TEXT(setup, 2, "freech");
  193. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  194. kfree(channel->iob[cnt].data);
  195. }
  196. /**
  197. * free card
  198. */
  199. static void
  200. qeth_free_card(struct qeth_card *card)
  201. {
  202. QETH_DBF_TEXT(setup, 2, "freecrd");
  203. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  204. qeth_clean_channel(&card->read);
  205. qeth_clean_channel(&card->write);
  206. if (card->dev)
  207. free_netdev(card->dev);
  208. qeth_clear_ip_list(card, 0, 0);
  209. qeth_clear_ipato_list(card);
  210. kfree(card->ip_tbd_list);
  211. qeth_free_qdio_buffers(card);
  212. kfree(card);
  213. }
  214. /**
  215. * alloc memory for command buffer per channel
  216. */
  217. static int
  218. qeth_setup_channel(struct qeth_channel *channel)
  219. {
  220. int cnt;
  221. QETH_DBF_TEXT(setup, 2, "setupch");
  222. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  223. channel->iob[cnt].data = (char *)
  224. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  225. if (channel->iob[cnt].data == NULL)
  226. break;
  227. channel->iob[cnt].state = BUF_STATE_FREE;
  228. channel->iob[cnt].channel = channel;
  229. channel->iob[cnt].callback = qeth_send_control_data_cb;
  230. channel->iob[cnt].rc = 0;
  231. }
  232. if (cnt < QETH_CMD_BUFFER_NO) {
  233. while (cnt-- > 0)
  234. kfree(channel->iob[cnt].data);
  235. return -ENOMEM;
  236. }
  237. channel->buf_no = 0;
  238. channel->io_buf_no = 0;
  239. atomic_set(&channel->irq_pending, 0);
  240. spin_lock_init(&channel->iob_lock);
  241. init_waitqueue_head(&channel->wait_q);
  242. channel->irq_tasklet.data = (unsigned long) channel;
  243. channel->irq_tasklet.func = qeth_irq_tasklet;
  244. return 0;
  245. }
  246. /**
  247. * alloc memory for card structure
  248. */
  249. static struct qeth_card *
  250. qeth_alloc_card(void)
  251. {
  252. struct qeth_card *card;
  253. QETH_DBF_TEXT(setup, 2, "alloccrd");
  254. card = (struct qeth_card *) kmalloc(sizeof(struct qeth_card),
  255. GFP_DMA|GFP_KERNEL);
  256. if (!card)
  257. return NULL;
  258. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  259. memset(card, 0, sizeof(struct qeth_card));
  260. if (qeth_setup_channel(&card->read)) {
  261. kfree(card);
  262. return NULL;
  263. }
  264. if (qeth_setup_channel(&card->write)) {
  265. qeth_clean_channel(&card->read);
  266. kfree(card);
  267. return NULL;
  268. }
  269. return card;
  270. }
  271. static long
  272. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  273. {
  274. if (!IS_ERR(irb))
  275. return 0;
  276. switch (PTR_ERR(irb)) {
  277. case -EIO:
  278. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  279. QETH_DBF_TEXT(trace, 2, "ckirberr");
  280. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  281. break;
  282. case -ETIMEDOUT:
  283. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  284. QETH_DBF_TEXT(trace, 2, "ckirberr");
  285. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  286. break;
  287. default:
  288. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  289. cdev->dev.bus_id);
  290. QETH_DBF_TEXT(trace, 2, "ckirberr");
  291. QETH_DBF_TEXT(trace, 2, " rc???");
  292. }
  293. return PTR_ERR(irb);
  294. }
  295. static int
  296. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  297. {
  298. int dstat,cstat;
  299. char *sense;
  300. sense = (char *) irb->ecw;
  301. cstat = irb->scsw.cstat;
  302. dstat = irb->scsw.dstat;
  303. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  304. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  305. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  306. QETH_DBF_TEXT(trace,2, "CGENCHK");
  307. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  308. cdev->dev.bus_id, dstat, cstat);
  309. HEXDUMP16(WARN, "irb: ", irb);
  310. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  311. return 1;
  312. }
  313. if (dstat & DEV_STAT_UNIT_CHECK) {
  314. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  315. SENSE_RESETTING_EVENT_FLAG) {
  316. QETH_DBF_TEXT(trace,2,"REVIND");
  317. return 1;
  318. }
  319. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  320. SENSE_COMMAND_REJECT_FLAG) {
  321. QETH_DBF_TEXT(trace,2,"CMDREJi");
  322. return 0;
  323. }
  324. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  325. QETH_DBF_TEXT(trace,2,"AFFE");
  326. return 1;
  327. }
  328. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  329. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  330. return 0;
  331. }
  332. QETH_DBF_TEXT(trace,2,"DGENCHK");
  333. return 1;
  334. }
  335. return 0;
  336. }
  337. static int qeth_issue_next_read(struct qeth_card *);
  338. /**
  339. * interrupt handler
  340. */
  341. static void
  342. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  343. {
  344. int rc;
  345. int cstat,dstat;
  346. struct qeth_cmd_buffer *buffer;
  347. struct qeth_channel *channel;
  348. struct qeth_card *card;
  349. QETH_DBF_TEXT(trace,5,"irq");
  350. if (__qeth_check_irb_error(cdev, irb))
  351. return;
  352. cstat = irb->scsw.cstat;
  353. dstat = irb->scsw.dstat;
  354. card = CARD_FROM_CDEV(cdev);
  355. if (!card)
  356. return;
  357. if (card->read.ccwdev == cdev){
  358. channel = &card->read;
  359. QETH_DBF_TEXT(trace,5,"read");
  360. } else if (card->write.ccwdev == cdev) {
  361. channel = &card->write;
  362. QETH_DBF_TEXT(trace,5,"write");
  363. } else {
  364. channel = &card->data;
  365. QETH_DBF_TEXT(trace,5,"data");
  366. }
  367. atomic_set(&channel->irq_pending, 0);
  368. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  369. channel->state = CH_STATE_STOPPED;
  370. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  371. channel->state = CH_STATE_HALTED;
  372. /*let's wake up immediately on data channel*/
  373. if ((channel == &card->data) && (intparm != 0))
  374. goto out;
  375. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  376. QETH_DBF_TEXT(trace, 6, "clrchpar");
  377. /* we don't have to handle this further */
  378. intparm = 0;
  379. }
  380. if (intparm == QETH_HALT_CHANNEL_PARM) {
  381. QETH_DBF_TEXT(trace, 6, "hltchpar");
  382. /* we don't have to handle this further */
  383. intparm = 0;
  384. }
  385. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  386. (dstat & DEV_STAT_UNIT_CHECK) ||
  387. (cstat)) {
  388. if (irb->esw.esw0.erw.cons) {
  389. /* TODO: we should make this s390dbf */
  390. PRINT_WARN("sense data available on channel %s.\n",
  391. CHANNEL_ID(channel));
  392. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  393. HEXDUMP16(WARN,"irb: ",irb);
  394. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  395. }
  396. rc = qeth_get_problem(cdev,irb);
  397. if (rc) {
  398. qeth_schedule_recovery(card);
  399. goto out;
  400. }
  401. }
  402. if (intparm) {
  403. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  404. buffer->state = BUF_STATE_PROCESSED;
  405. }
  406. if (channel == &card->data)
  407. return;
  408. if (channel == &card->read &&
  409. channel->state == CH_STATE_UP)
  410. qeth_issue_next_read(card);
  411. tasklet_schedule(&channel->irq_tasklet);
  412. return;
  413. out:
  414. wake_up(&card->wait_q);
  415. }
  416. /**
  417. * tasklet function scheduled from irq handler
  418. */
  419. static void
  420. qeth_irq_tasklet(unsigned long data)
  421. {
  422. struct qeth_card *card;
  423. struct qeth_channel *channel;
  424. struct qeth_cmd_buffer *iob;
  425. __u8 index;
  426. QETH_DBF_TEXT(trace,5,"irqtlet");
  427. channel = (struct qeth_channel *) data;
  428. iob = channel->iob;
  429. index = channel->buf_no;
  430. card = CARD_FROM_CDEV(channel->ccwdev);
  431. while (iob[index].state == BUF_STATE_PROCESSED) {
  432. if (iob[index].callback !=NULL) {
  433. iob[index].callback(channel,iob + index);
  434. }
  435. index = (index + 1) % QETH_CMD_BUFFER_NO;
  436. }
  437. channel->buf_no = index;
  438. wake_up(&card->wait_q);
  439. }
  440. static int qeth_stop_card(struct qeth_card *, int);
  441. static int
  442. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  443. {
  444. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  445. int rc = 0, rc2 = 0, rc3 = 0;
  446. enum qeth_card_states recover_flag;
  447. QETH_DBF_TEXT(setup, 3, "setoffl");
  448. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  449. if (card->dev && netif_carrier_ok(card->dev))
  450. netif_carrier_off(card->dev);
  451. recover_flag = card->state;
  452. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  453. PRINT_WARN("Stopping card %s interrupted by user!\n",
  454. CARD_BUS_ID(card));
  455. return -ERESTARTSYS;
  456. }
  457. rc = ccw_device_set_offline(CARD_DDEV(card));
  458. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  459. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  460. if (!rc)
  461. rc = (rc2) ? rc2 : rc3;
  462. if (rc)
  463. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  464. if (recover_flag == CARD_STATE_UP)
  465. card->state = CARD_STATE_RECOVER;
  466. qeth_notify_processes();
  467. return 0;
  468. }
  469. static int
  470. qeth_set_offline(struct ccwgroup_device *cgdev)
  471. {
  472. return __qeth_set_offline(cgdev, 0);
  473. }
  474. static int
  475. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  476. static void
  477. qeth_remove_device(struct ccwgroup_device *cgdev)
  478. {
  479. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  480. unsigned long flags;
  481. QETH_DBF_TEXT(setup, 3, "rmdev");
  482. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  483. if (!card)
  484. return;
  485. if (qeth_wait_for_threads(card, 0xffffffff))
  486. return;
  487. if (cgdev->state == CCWGROUP_ONLINE){
  488. card->use_hard_stop = 1;
  489. qeth_set_offline(cgdev);
  490. }
  491. /* remove form our internal list */
  492. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  493. list_del(&card->list);
  494. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  495. if (card->dev)
  496. unregister_netdev(card->dev);
  497. qeth_remove_device_attributes(&cgdev->dev);
  498. qeth_free_card(card);
  499. cgdev->dev.driver_data = NULL;
  500. put_device(&cgdev->dev);
  501. }
  502. static int
  503. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  504. static int
  505. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  506. /**
  507. * Add/remove address to/from card's ip list, i.e. try to add or remove
  508. * reference to/from an IP address that is already registered on the card.
  509. * Returns:
  510. * 0 address was on card and its reference count has been adjusted,
  511. * but is still > 0, so nothing has to be done
  512. * also returns 0 if card was not on card and the todo was to delete
  513. * the address -> there is also nothing to be done
  514. * 1 address was not on card and the todo is to add it to the card's ip
  515. * list
  516. * -1 address was on card and its reference count has been decremented
  517. * to <= 0 by the todo -> address must be removed from card
  518. */
  519. static int
  520. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  521. struct qeth_ipaddr **__addr)
  522. {
  523. struct qeth_ipaddr *addr;
  524. int found = 0;
  525. list_for_each_entry(addr, &card->ip_list, entry) {
  526. if (card->options.layer2) {
  527. if ((addr->type == todo->type) &&
  528. (memcmp(&addr->mac, &todo->mac,
  529. OSA_ADDR_LEN) == 0)) {
  530. found = 1;
  531. break;
  532. }
  533. continue;
  534. }
  535. if ((addr->proto == QETH_PROT_IPV4) &&
  536. (todo->proto == QETH_PROT_IPV4) &&
  537. (addr->type == todo->type) &&
  538. (addr->u.a4.addr == todo->u.a4.addr) &&
  539. (addr->u.a4.mask == todo->u.a4.mask)) {
  540. found = 1;
  541. break;
  542. }
  543. if ((addr->proto == QETH_PROT_IPV6) &&
  544. (todo->proto == QETH_PROT_IPV6) &&
  545. (addr->type == todo->type) &&
  546. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  547. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  548. sizeof(struct in6_addr)) == 0)) {
  549. found = 1;
  550. break;
  551. }
  552. }
  553. if (found) {
  554. addr->users += todo->users;
  555. if (addr->users <= 0){
  556. *__addr = addr;
  557. return -1;
  558. } else {
  559. /* for VIPA and RXIP limit refcount to 1 */
  560. if (addr->type != QETH_IP_TYPE_NORMAL)
  561. addr->users = 1;
  562. return 0;
  563. }
  564. }
  565. if (todo->users > 0) {
  566. /* for VIPA and RXIP limit refcount to 1 */
  567. if (todo->type != QETH_IP_TYPE_NORMAL)
  568. todo->users = 1;
  569. return 1;
  570. } else
  571. return 0;
  572. }
  573. static inline int
  574. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  575. int same_type)
  576. {
  577. struct qeth_ipaddr *tmp;
  578. list_for_each_entry(tmp, list, entry) {
  579. if ((tmp->proto == QETH_PROT_IPV4) &&
  580. (addr->proto == QETH_PROT_IPV4) &&
  581. ((same_type && (tmp->type == addr->type)) ||
  582. (!same_type && (tmp->type != addr->type)) ) &&
  583. (tmp->u.a4.addr == addr->u.a4.addr) ){
  584. return 1;
  585. }
  586. if ((tmp->proto == QETH_PROT_IPV6) &&
  587. (addr->proto == QETH_PROT_IPV6) &&
  588. ((same_type && (tmp->type == addr->type)) ||
  589. (!same_type && (tmp->type != addr->type)) ) &&
  590. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  591. sizeof(struct in6_addr)) == 0) ) {
  592. return 1;
  593. }
  594. }
  595. return 0;
  596. }
  597. /*
  598. * Add IP to be added to todo list. If there is already an "add todo"
  599. * in this list we just incremenent the reference count.
  600. * Returns 0 if we just incremented reference count.
  601. */
  602. static int
  603. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  604. {
  605. struct qeth_ipaddr *tmp, *t;
  606. int found = 0;
  607. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  608. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  609. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  610. return 0;
  611. if (card->options.layer2) {
  612. if ((tmp->type == addr->type) &&
  613. (tmp->is_multicast == addr->is_multicast) &&
  614. (memcmp(&tmp->mac, &addr->mac,
  615. OSA_ADDR_LEN) == 0)) {
  616. found = 1;
  617. break;
  618. }
  619. continue;
  620. }
  621. if ((tmp->proto == QETH_PROT_IPV4) &&
  622. (addr->proto == QETH_PROT_IPV4) &&
  623. (tmp->type == addr->type) &&
  624. (tmp->is_multicast == addr->is_multicast) &&
  625. (tmp->u.a4.addr == addr->u.a4.addr) &&
  626. (tmp->u.a4.mask == addr->u.a4.mask)) {
  627. found = 1;
  628. break;
  629. }
  630. if ((tmp->proto == QETH_PROT_IPV6) &&
  631. (addr->proto == QETH_PROT_IPV6) &&
  632. (tmp->type == addr->type) &&
  633. (tmp->is_multicast == addr->is_multicast) &&
  634. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  635. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  636. sizeof(struct in6_addr)) == 0)) {
  637. found = 1;
  638. break;
  639. }
  640. }
  641. if (found){
  642. if (addr->users != 0)
  643. tmp->users += addr->users;
  644. else
  645. tmp->users += add? 1:-1;
  646. if (tmp->users == 0) {
  647. list_del(&tmp->entry);
  648. kfree(tmp);
  649. }
  650. return 0;
  651. } else {
  652. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  653. list_add(&addr->entry, card->ip_tbd_list);
  654. else {
  655. if (addr->users == 0)
  656. addr->users += add? 1:-1;
  657. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  658. qeth_is_addr_covered_by_ipato(card, addr)){
  659. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  660. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  661. }
  662. list_add_tail(&addr->entry, card->ip_tbd_list);
  663. }
  664. return 1;
  665. }
  666. }
  667. /**
  668. * Remove IP address from list
  669. */
  670. static int
  671. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  672. {
  673. unsigned long flags;
  674. int rc = 0;
  675. QETH_DBF_TEXT(trace, 4, "delip");
  676. if (card->options.layer2)
  677. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  678. else if (addr->proto == QETH_PROT_IPV4)
  679. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  680. else {
  681. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  682. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  683. }
  684. spin_lock_irqsave(&card->ip_lock, flags);
  685. rc = __qeth_insert_ip_todo(card, addr, 0);
  686. spin_unlock_irqrestore(&card->ip_lock, flags);
  687. return rc;
  688. }
  689. static int
  690. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  691. {
  692. unsigned long flags;
  693. int rc = 0;
  694. QETH_DBF_TEXT(trace, 4, "addip");
  695. if (card->options.layer2)
  696. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  697. else if (addr->proto == QETH_PROT_IPV4)
  698. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  699. else {
  700. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  701. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  702. }
  703. spin_lock_irqsave(&card->ip_lock, flags);
  704. rc = __qeth_insert_ip_todo(card, addr, 1);
  705. spin_unlock_irqrestore(&card->ip_lock, flags);
  706. return rc;
  707. }
  708. static inline void
  709. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  710. {
  711. struct qeth_ipaddr *addr, *tmp;
  712. int rc;
  713. again:
  714. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  715. if (addr->is_multicast) {
  716. spin_unlock_irqrestore(&card->ip_lock, *flags);
  717. rc = qeth_deregister_addr_entry(card, addr);
  718. spin_lock_irqsave(&card->ip_lock, *flags);
  719. if (!rc) {
  720. list_del(&addr->entry);
  721. kfree(addr);
  722. goto again;
  723. }
  724. }
  725. }
  726. }
  727. static void
  728. qeth_set_ip_addr_list(struct qeth_card *card)
  729. {
  730. struct list_head *tbd_list;
  731. struct qeth_ipaddr *todo, *addr;
  732. unsigned long flags;
  733. int rc;
  734. QETH_DBF_TEXT(trace, 2, "sdiplist");
  735. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  736. spin_lock_irqsave(&card->ip_lock, flags);
  737. tbd_list = card->ip_tbd_list;
  738. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  739. if (!card->ip_tbd_list) {
  740. QETH_DBF_TEXT(trace, 0, "silnomem");
  741. card->ip_tbd_list = tbd_list;
  742. spin_unlock_irqrestore(&card->ip_lock, flags);
  743. return;
  744. } else
  745. INIT_LIST_HEAD(card->ip_tbd_list);
  746. while (!list_empty(tbd_list)){
  747. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  748. list_del(&todo->entry);
  749. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  750. __qeth_delete_all_mc(card, &flags);
  751. kfree(todo);
  752. continue;
  753. }
  754. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  755. if (rc == 0) {
  756. /* nothing to be done; only adjusted refcount */
  757. kfree(todo);
  758. } else if (rc == 1) {
  759. /* new entry to be added to on-card list */
  760. spin_unlock_irqrestore(&card->ip_lock, flags);
  761. rc = qeth_register_addr_entry(card, todo);
  762. spin_lock_irqsave(&card->ip_lock, flags);
  763. if (!rc)
  764. list_add_tail(&todo->entry, &card->ip_list);
  765. else
  766. kfree(todo);
  767. } else if (rc == -1) {
  768. /* on-card entry to be removed */
  769. list_del_init(&addr->entry);
  770. spin_unlock_irqrestore(&card->ip_lock, flags);
  771. rc = qeth_deregister_addr_entry(card, addr);
  772. spin_lock_irqsave(&card->ip_lock, flags);
  773. if (!rc)
  774. kfree(addr);
  775. else
  776. list_add_tail(&addr->entry, &card->ip_list);
  777. kfree(todo);
  778. }
  779. }
  780. spin_unlock_irqrestore(&card->ip_lock, flags);
  781. kfree(tbd_list);
  782. }
  783. static void qeth_delete_mc_addresses(struct qeth_card *);
  784. static void qeth_add_multicast_ipv4(struct qeth_card *);
  785. static void qeth_layer2_add_multicast(struct qeth_card *);
  786. #ifdef CONFIG_QETH_IPV6
  787. static void qeth_add_multicast_ipv6(struct qeth_card *);
  788. #endif
  789. static inline int
  790. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  791. {
  792. unsigned long flags;
  793. spin_lock_irqsave(&card->thread_mask_lock, flags);
  794. if ( !(card->thread_allowed_mask & thread) ||
  795. (card->thread_start_mask & thread) ) {
  796. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  797. return -EPERM;
  798. }
  799. card->thread_start_mask |= thread;
  800. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  801. return 0;
  802. }
  803. static void
  804. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  805. {
  806. unsigned long flags;
  807. spin_lock_irqsave(&card->thread_mask_lock, flags);
  808. card->thread_start_mask &= ~thread;
  809. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  810. wake_up(&card->wait_q);
  811. }
  812. static void
  813. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  814. {
  815. unsigned long flags;
  816. spin_lock_irqsave(&card->thread_mask_lock, flags);
  817. card->thread_running_mask &= ~thread;
  818. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  819. wake_up(&card->wait_q);
  820. }
  821. static inline int
  822. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  823. {
  824. unsigned long flags;
  825. int rc = 0;
  826. spin_lock_irqsave(&card->thread_mask_lock, flags);
  827. if (card->thread_start_mask & thread){
  828. if ((card->thread_allowed_mask & thread) &&
  829. !(card->thread_running_mask & thread)){
  830. rc = 1;
  831. card->thread_start_mask &= ~thread;
  832. card->thread_running_mask |= thread;
  833. } else
  834. rc = -EPERM;
  835. }
  836. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  837. return rc;
  838. }
  839. static int
  840. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  841. {
  842. int rc = 0;
  843. wait_event(card->wait_q,
  844. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  845. return rc;
  846. }
  847. static int
  848. qeth_register_ip_addresses(void *ptr)
  849. {
  850. struct qeth_card *card;
  851. card = (struct qeth_card *) ptr;
  852. daemonize("qeth_reg_ip");
  853. QETH_DBF_TEXT(trace,4,"regipth1");
  854. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  855. return 0;
  856. QETH_DBF_TEXT(trace,4,"regipth2");
  857. qeth_set_ip_addr_list(card);
  858. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  859. return 0;
  860. }
  861. /*
  862. * Drive the SET_PROMISC_MODE thread
  863. */
  864. static int
  865. qeth_set_promisc_mode(void *ptr)
  866. {
  867. struct qeth_card *card = (struct qeth_card *) ptr;
  868. daemonize("qeth_setprm");
  869. QETH_DBF_TEXT(trace,4,"setprm1");
  870. if (!qeth_do_run_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  871. return 0;
  872. QETH_DBF_TEXT(trace,4,"setprm2");
  873. qeth_setadp_promisc_mode(card);
  874. qeth_clear_thread_running_bit(card, QETH_SET_PROMISC_MODE_THREAD);
  875. return 0;
  876. }
  877. static int
  878. qeth_recover(void *ptr)
  879. {
  880. struct qeth_card *card;
  881. int rc = 0;
  882. card = (struct qeth_card *) ptr;
  883. daemonize("qeth_recover");
  884. QETH_DBF_TEXT(trace,2,"recover1");
  885. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  886. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  887. return 0;
  888. QETH_DBF_TEXT(trace,2,"recover2");
  889. PRINT_WARN("Recovery of device %s started ...\n",
  890. CARD_BUS_ID(card));
  891. card->use_hard_stop = 1;
  892. __qeth_set_offline(card->gdev,1);
  893. rc = __qeth_set_online(card->gdev,1);
  894. if (!rc)
  895. PRINT_INFO("Device %s successfully recovered!\n",
  896. CARD_BUS_ID(card));
  897. else
  898. PRINT_INFO("Device %s could not be recovered!\n",
  899. CARD_BUS_ID(card));
  900. /* don't run another scheduled recovery */
  901. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  902. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  903. return 0;
  904. }
  905. void
  906. qeth_schedule_recovery(struct qeth_card *card)
  907. {
  908. QETH_DBF_TEXT(trace,2,"startrec");
  909. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  910. schedule_work(&card->kernel_thread_starter);
  911. }
  912. static int
  913. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  914. {
  915. unsigned long flags;
  916. int rc = 0;
  917. spin_lock_irqsave(&card->thread_mask_lock, flags);
  918. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  919. (u8) card->thread_start_mask,
  920. (u8) card->thread_allowed_mask,
  921. (u8) card->thread_running_mask);
  922. rc = (card->thread_start_mask & thread);
  923. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  924. return rc;
  925. }
  926. static void
  927. qeth_start_kernel_thread(struct qeth_card *card)
  928. {
  929. QETH_DBF_TEXT(trace , 2, "strthrd");
  930. if (card->read.state != CH_STATE_UP &&
  931. card->write.state != CH_STATE_UP)
  932. return;
  933. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  934. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  935. if (qeth_do_start_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  936. kernel_thread(qeth_set_promisc_mode, (void *)card, SIGCHLD);
  937. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  938. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  939. }
  940. static void
  941. qeth_set_intial_options(struct qeth_card *card)
  942. {
  943. card->options.route4.type = NO_ROUTER;
  944. #ifdef CONFIG_QETH_IPV6
  945. card->options.route6.type = NO_ROUTER;
  946. #endif /* QETH_IPV6 */
  947. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  948. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  949. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  950. card->options.fake_broadcast = 0;
  951. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  952. card->options.fake_ll = 0;
  953. if (card->info.type == QETH_CARD_TYPE_OSN)
  954. card->options.layer2 = 1;
  955. else
  956. card->options.layer2 = 0;
  957. }
  958. /**
  959. * initialize channels ,card and all state machines
  960. */
  961. static int
  962. qeth_setup_card(struct qeth_card *card)
  963. {
  964. QETH_DBF_TEXT(setup, 2, "setupcrd");
  965. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  966. card->read.state = CH_STATE_DOWN;
  967. card->write.state = CH_STATE_DOWN;
  968. card->data.state = CH_STATE_DOWN;
  969. card->state = CARD_STATE_DOWN;
  970. card->lan_online = 0;
  971. card->use_hard_stop = 0;
  972. card->dev = NULL;
  973. #ifdef CONFIG_QETH_VLAN
  974. spin_lock_init(&card->vlanlock);
  975. card->vlangrp = NULL;
  976. #endif
  977. spin_lock_init(&card->lock);
  978. spin_lock_init(&card->ip_lock);
  979. spin_lock_init(&card->thread_mask_lock);
  980. card->thread_start_mask = 0;
  981. card->thread_allowed_mask = 0;
  982. card->thread_running_mask = 0;
  983. INIT_WORK(&card->kernel_thread_starter,
  984. (void *)qeth_start_kernel_thread,card);
  985. INIT_LIST_HEAD(&card->ip_list);
  986. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  987. if (!card->ip_tbd_list) {
  988. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  989. return -ENOMEM;
  990. }
  991. INIT_LIST_HEAD(card->ip_tbd_list);
  992. INIT_LIST_HEAD(&card->cmd_waiter_list);
  993. init_waitqueue_head(&card->wait_q);
  994. /* intial options */
  995. qeth_set_intial_options(card);
  996. /* IP address takeover */
  997. INIT_LIST_HEAD(&card->ipato.entries);
  998. card->ipato.enabled = 0;
  999. card->ipato.invert4 = 0;
  1000. card->ipato.invert6 = 0;
  1001. /* init QDIO stuff */
  1002. qeth_init_qdio_info(card);
  1003. return 0;
  1004. }
  1005. static int
  1006. is_1920_device (struct qeth_card *card)
  1007. {
  1008. int single_queue = 0;
  1009. struct ccw_device *ccwdev;
  1010. struct channelPath_dsc {
  1011. u8 flags;
  1012. u8 lsn;
  1013. u8 desc;
  1014. u8 chpid;
  1015. u8 swla;
  1016. u8 zeroes;
  1017. u8 chla;
  1018. u8 chpp;
  1019. } *chp_dsc;
  1020. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1021. ccwdev = card->data.ccwdev;
  1022. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1023. if (chp_dsc != NULL) {
  1024. /* CHPP field bit 6 == 1 -> single queue */
  1025. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1026. kfree(chp_dsc);
  1027. }
  1028. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1029. return single_queue;
  1030. }
  1031. static int
  1032. qeth_determine_card_type(struct qeth_card *card)
  1033. {
  1034. int i = 0;
  1035. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1036. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1037. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1038. while (known_devices[i][4]) {
  1039. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1040. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1041. card->info.type = known_devices[i][4];
  1042. card->qdio.no_out_queues = known_devices[i][8];
  1043. card->info.is_multicast_different = known_devices[i][9];
  1044. if (is_1920_device(card)) {
  1045. PRINT_INFO("Priority Queueing not able "
  1046. "due to hardware limitations!\n");
  1047. card->qdio.no_out_queues = 1;
  1048. card->qdio.default_out_queue = 0;
  1049. }
  1050. return 0;
  1051. }
  1052. i++;
  1053. }
  1054. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1055. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1056. return -ENOENT;
  1057. }
  1058. static int
  1059. qeth_probe_device(struct ccwgroup_device *gdev)
  1060. {
  1061. struct qeth_card *card;
  1062. struct device *dev;
  1063. unsigned long flags;
  1064. int rc;
  1065. QETH_DBF_TEXT(setup, 2, "probedev");
  1066. dev = &gdev->dev;
  1067. if (!get_device(dev))
  1068. return -ENODEV;
  1069. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1070. card = qeth_alloc_card();
  1071. if (!card) {
  1072. put_device(dev);
  1073. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1074. return -ENOMEM;
  1075. }
  1076. card->read.ccwdev = gdev->cdev[0];
  1077. card->write.ccwdev = gdev->cdev[1];
  1078. card->data.ccwdev = gdev->cdev[2];
  1079. gdev->dev.driver_data = card;
  1080. card->gdev = gdev;
  1081. gdev->cdev[0]->handler = qeth_irq;
  1082. gdev->cdev[1]->handler = qeth_irq;
  1083. gdev->cdev[2]->handler = qeth_irq;
  1084. if ((rc = qeth_determine_card_type(card))){
  1085. PRINT_WARN("%s: not a valid card type\n", __func__);
  1086. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1087. put_device(dev);
  1088. qeth_free_card(card);
  1089. return rc;
  1090. }
  1091. if ((rc = qeth_setup_card(card))){
  1092. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1093. put_device(dev);
  1094. qeth_free_card(card);
  1095. return rc;
  1096. }
  1097. rc = qeth_create_device_attributes(dev);
  1098. if (rc) {
  1099. put_device(dev);
  1100. qeth_free_card(card);
  1101. return rc;
  1102. }
  1103. /* insert into our internal list */
  1104. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1105. list_add_tail(&card->list, &qeth_card_list.list);
  1106. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1107. return rc;
  1108. }
  1109. static int
  1110. qeth_get_unitaddr(struct qeth_card *card)
  1111. {
  1112. int length;
  1113. char *prcd;
  1114. int rc;
  1115. QETH_DBF_TEXT(setup, 2, "getunit");
  1116. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1117. if (rc) {
  1118. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1119. CARD_DDEV_ID(card), rc);
  1120. return rc;
  1121. }
  1122. card->info.chpid = prcd[30];
  1123. card->info.unit_addr2 = prcd[31];
  1124. card->info.cula = prcd[63];
  1125. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1126. (prcd[0x11] == _ascebc['M']));
  1127. return 0;
  1128. }
  1129. static void
  1130. qeth_init_tokens(struct qeth_card *card)
  1131. {
  1132. card->token.issuer_rm_w = 0x00010103UL;
  1133. card->token.cm_filter_w = 0x00010108UL;
  1134. card->token.cm_connection_w = 0x0001010aUL;
  1135. card->token.ulp_filter_w = 0x0001010bUL;
  1136. card->token.ulp_connection_w = 0x0001010dUL;
  1137. }
  1138. static inline __u16
  1139. raw_devno_from_bus_id(char *id)
  1140. {
  1141. id += (strlen(id) - 4);
  1142. return (__u16) simple_strtoul(id, &id, 16);
  1143. }
  1144. /**
  1145. * setup channel
  1146. */
  1147. static void
  1148. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1149. {
  1150. struct qeth_card *card;
  1151. QETH_DBF_TEXT(trace, 4, "setupccw");
  1152. card = CARD_FROM_CDEV(channel->ccwdev);
  1153. if (channel == &card->read)
  1154. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1155. else
  1156. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1157. channel->ccw.count = len;
  1158. channel->ccw.cda = (__u32) __pa(iob);
  1159. }
  1160. /**
  1161. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1162. */
  1163. static struct qeth_cmd_buffer *
  1164. __qeth_get_buffer(struct qeth_channel *channel)
  1165. {
  1166. __u8 index;
  1167. QETH_DBF_TEXT(trace, 6, "getbuff");
  1168. index = channel->io_buf_no;
  1169. do {
  1170. if (channel->iob[index].state == BUF_STATE_FREE) {
  1171. channel->iob[index].state = BUF_STATE_LOCKED;
  1172. channel->io_buf_no = (channel->io_buf_no + 1) %
  1173. QETH_CMD_BUFFER_NO;
  1174. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1175. return channel->iob + index;
  1176. }
  1177. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1178. } while(index != channel->io_buf_no);
  1179. return NULL;
  1180. }
  1181. /**
  1182. * release command buffer
  1183. */
  1184. static void
  1185. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1186. {
  1187. unsigned long flags;
  1188. QETH_DBF_TEXT(trace, 6, "relbuff");
  1189. spin_lock_irqsave(&channel->iob_lock, flags);
  1190. memset(iob->data, 0, QETH_BUFSIZE);
  1191. iob->state = BUF_STATE_FREE;
  1192. iob->callback = qeth_send_control_data_cb;
  1193. iob->rc = 0;
  1194. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1195. }
  1196. static struct qeth_cmd_buffer *
  1197. qeth_get_buffer(struct qeth_channel *channel)
  1198. {
  1199. struct qeth_cmd_buffer *buffer = NULL;
  1200. unsigned long flags;
  1201. spin_lock_irqsave(&channel->iob_lock, flags);
  1202. buffer = __qeth_get_buffer(channel);
  1203. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1204. return buffer;
  1205. }
  1206. static struct qeth_cmd_buffer *
  1207. qeth_wait_for_buffer(struct qeth_channel *channel)
  1208. {
  1209. struct qeth_cmd_buffer *buffer;
  1210. wait_event(channel->wait_q,
  1211. ((buffer = qeth_get_buffer(channel)) != NULL));
  1212. return buffer;
  1213. }
  1214. static void
  1215. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1216. {
  1217. int cnt;
  1218. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1219. qeth_release_buffer(channel,&channel->iob[cnt]);
  1220. channel->buf_no = 0;
  1221. channel->io_buf_no = 0;
  1222. }
  1223. /**
  1224. * start IDX for read and write channel
  1225. */
  1226. static int
  1227. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1228. void (*idx_reply_cb)(struct qeth_channel *,
  1229. struct qeth_cmd_buffer *))
  1230. {
  1231. struct qeth_cmd_buffer *iob;
  1232. unsigned long flags;
  1233. int rc;
  1234. struct qeth_card *card;
  1235. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1236. card = CARD_FROM_CDEV(channel->ccwdev);
  1237. iob = qeth_get_buffer(channel);
  1238. iob->callback = idx_reply_cb;
  1239. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1240. channel->ccw.count = QETH_BUFSIZE;
  1241. channel->ccw.cda = (__u32) __pa(iob->data);
  1242. wait_event(card->wait_q,
  1243. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1244. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1245. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1246. rc = ccw_device_start(channel->ccwdev,
  1247. &channel->ccw,(addr_t) iob, 0, 0);
  1248. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1249. if (rc) {
  1250. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1251. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1252. atomic_set(&channel->irq_pending, 0);
  1253. wake_up(&card->wait_q);
  1254. return rc;
  1255. }
  1256. rc = wait_event_interruptible_timeout(card->wait_q,
  1257. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1258. if (rc == -ERESTARTSYS)
  1259. return rc;
  1260. if (channel->state != CH_STATE_UP){
  1261. rc = -ETIME;
  1262. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1263. qeth_clear_cmd_buffers(channel);
  1264. } else
  1265. rc = 0;
  1266. return rc;
  1267. }
  1268. static int
  1269. qeth_idx_activate_channel(struct qeth_channel *channel,
  1270. void (*idx_reply_cb)(struct qeth_channel *,
  1271. struct qeth_cmd_buffer *))
  1272. {
  1273. struct qeth_card *card;
  1274. struct qeth_cmd_buffer *iob;
  1275. unsigned long flags;
  1276. __u16 temp;
  1277. int rc;
  1278. card = CARD_FROM_CDEV(channel->ccwdev);
  1279. QETH_DBF_TEXT(setup, 2, "idxactch");
  1280. iob = qeth_get_buffer(channel);
  1281. iob->callback = idx_reply_cb;
  1282. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1283. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1284. channel->ccw.cda = (__u32) __pa(iob->data);
  1285. if (channel == &card->write) {
  1286. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1287. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1288. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1289. card->seqno.trans_hdr++;
  1290. } else {
  1291. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1292. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1293. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1294. }
  1295. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1296. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1297. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1298. &card->info.func_level,sizeof(__u16));
  1299. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1300. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1301. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1302. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1303. wait_event(card->wait_q,
  1304. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1305. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1306. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1307. rc = ccw_device_start(channel->ccwdev,
  1308. &channel->ccw,(addr_t) iob, 0, 0);
  1309. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1310. if (rc) {
  1311. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1312. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1313. atomic_set(&channel->irq_pending, 0);
  1314. wake_up(&card->wait_q);
  1315. return rc;
  1316. }
  1317. rc = wait_event_interruptible_timeout(card->wait_q,
  1318. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1319. if (rc == -ERESTARTSYS)
  1320. return rc;
  1321. if (channel->state != CH_STATE_ACTIVATING) {
  1322. PRINT_WARN("qeth: IDX activate timed out!\n");
  1323. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1324. qeth_clear_cmd_buffers(channel);
  1325. return -ETIME;
  1326. }
  1327. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1328. }
  1329. static int
  1330. qeth_peer_func_level(int level)
  1331. {
  1332. if ((level & 0xff) == 8)
  1333. return (level & 0xff) + 0x400;
  1334. if (((level >> 8) & 3) == 1)
  1335. return (level & 0xff) + 0x200;
  1336. return level;
  1337. }
  1338. static void
  1339. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1340. {
  1341. struct qeth_card *card;
  1342. __u16 temp;
  1343. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1344. if (channel->state == CH_STATE_DOWN) {
  1345. channel->state = CH_STATE_ACTIVATING;
  1346. goto out;
  1347. }
  1348. card = CARD_FROM_CDEV(channel->ccwdev);
  1349. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1350. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1351. "reply\n", CARD_WDEV_ID(card));
  1352. goto out;
  1353. }
  1354. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1355. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1356. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1357. "function level mismatch "
  1358. "(sent: 0x%x, received: 0x%x)\n",
  1359. CARD_WDEV_ID(card), card->info.func_level, temp);
  1360. goto out;
  1361. }
  1362. channel->state = CH_STATE_UP;
  1363. out:
  1364. qeth_release_buffer(channel, iob);
  1365. }
  1366. static int
  1367. qeth_check_idx_response(unsigned char *buffer)
  1368. {
  1369. if (!buffer)
  1370. return 0;
  1371. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1372. if ((buffer[2] & 0xc0) == 0xc0) {
  1373. PRINT_WARN("received an IDX TERMINATE "
  1374. "with cause code 0x%02x%s\n",
  1375. buffer[4],
  1376. ((buffer[4] == 0x22) ?
  1377. " -- try another portname" : ""));
  1378. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1379. QETH_DBF_TEXT(trace, 2, " idxterm");
  1380. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1381. return -EIO;
  1382. }
  1383. return 0;
  1384. }
  1385. static void
  1386. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1387. {
  1388. struct qeth_card *card;
  1389. __u16 temp;
  1390. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1391. if (channel->state == CH_STATE_DOWN) {
  1392. channel->state = CH_STATE_ACTIVATING;
  1393. goto out;
  1394. }
  1395. card = CARD_FROM_CDEV(channel->ccwdev);
  1396. if (qeth_check_idx_response(iob->data)) {
  1397. goto out;
  1398. }
  1399. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1400. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1401. "reply\n", CARD_RDEV_ID(card));
  1402. goto out;
  1403. }
  1404. /**
  1405. * temporary fix for microcode bug
  1406. * to revert it,replace OR by AND
  1407. */
  1408. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1409. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1410. card->info.portname_required = 1;
  1411. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1412. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1413. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1414. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1415. CARD_RDEV_ID(card), card->info.func_level, temp);
  1416. goto out;
  1417. }
  1418. memcpy(&card->token.issuer_rm_r,
  1419. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1420. QETH_MPC_TOKEN_LENGTH);
  1421. memcpy(&card->info.mcl_level[0],
  1422. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1423. channel->state = CH_STATE_UP;
  1424. out:
  1425. qeth_release_buffer(channel,iob);
  1426. }
  1427. static int
  1428. qeth_issue_next_read(struct qeth_card *card)
  1429. {
  1430. int rc;
  1431. struct qeth_cmd_buffer *iob;
  1432. QETH_DBF_TEXT(trace,5,"issnxrd");
  1433. if (card->read.state != CH_STATE_UP)
  1434. return -EIO;
  1435. iob = qeth_get_buffer(&card->read);
  1436. if (!iob) {
  1437. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1438. return -ENOMEM;
  1439. }
  1440. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1441. wait_event(card->wait_q,
  1442. atomic_cmpxchg(&card->read.irq_pending, 0, 1) == 0);
  1443. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1444. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1445. (addr_t) iob, 0, 0);
  1446. if (rc) {
  1447. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1448. atomic_set(&card->read.irq_pending, 0);
  1449. qeth_schedule_recovery(card);
  1450. wake_up(&card->wait_q);
  1451. }
  1452. return rc;
  1453. }
  1454. static struct qeth_reply *
  1455. qeth_alloc_reply(struct qeth_card *card)
  1456. {
  1457. struct qeth_reply *reply;
  1458. reply = kmalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1459. if (reply){
  1460. memset(reply, 0, sizeof(struct qeth_reply));
  1461. atomic_set(&reply->refcnt, 1);
  1462. reply->card = card;
  1463. };
  1464. return reply;
  1465. }
  1466. static void
  1467. qeth_get_reply(struct qeth_reply *reply)
  1468. {
  1469. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1470. atomic_inc(&reply->refcnt);
  1471. }
  1472. static void
  1473. qeth_put_reply(struct qeth_reply *reply)
  1474. {
  1475. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1476. if (atomic_dec_and_test(&reply->refcnt))
  1477. kfree(reply);
  1478. }
  1479. static void
  1480. qeth_cmd_timeout(unsigned long data)
  1481. {
  1482. struct qeth_reply *reply, *list_reply, *r;
  1483. unsigned long flags;
  1484. reply = (struct qeth_reply *) data;
  1485. spin_lock_irqsave(&reply->card->lock, flags);
  1486. list_for_each_entry_safe(list_reply, r,
  1487. &reply->card->cmd_waiter_list, list) {
  1488. if (reply == list_reply){
  1489. qeth_get_reply(reply);
  1490. list_del_init(&reply->list);
  1491. spin_unlock_irqrestore(&reply->card->lock, flags);
  1492. reply->rc = -ETIME;
  1493. reply->received = 1;
  1494. wake_up(&reply->wait_q);
  1495. qeth_put_reply(reply);
  1496. return;
  1497. }
  1498. }
  1499. spin_unlock_irqrestore(&reply->card->lock, flags);
  1500. }
  1501. static struct qeth_ipa_cmd *
  1502. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1503. {
  1504. struct qeth_ipa_cmd *cmd = NULL;
  1505. QETH_DBF_TEXT(trace,5,"chkipad");
  1506. if (IS_IPA(iob->data)){
  1507. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1508. if (IS_IPA_REPLY(cmd))
  1509. return cmd;
  1510. else {
  1511. switch (cmd->hdr.command) {
  1512. case IPA_CMD_STOPLAN:
  1513. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1514. "there is a network problem or "
  1515. "someone pulled the cable or "
  1516. "disabled the port.\n",
  1517. QETH_CARD_IFNAME(card),
  1518. card->info.chpid);
  1519. card->lan_online = 0;
  1520. if (card->dev && netif_carrier_ok(card->dev))
  1521. netif_carrier_off(card->dev);
  1522. return NULL;
  1523. case IPA_CMD_STARTLAN:
  1524. PRINT_INFO("Link reestablished on %s "
  1525. "(CHPID 0x%X). Scheduling "
  1526. "IP address reset.\n",
  1527. QETH_CARD_IFNAME(card),
  1528. card->info.chpid);
  1529. qeth_schedule_recovery(card);
  1530. return NULL;
  1531. case IPA_CMD_MODCCID:
  1532. return cmd;
  1533. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1534. QETH_DBF_TEXT(trace,3, "irla");
  1535. break;
  1536. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1537. QETH_DBF_TEXT(trace,3, "urla");
  1538. break;
  1539. default:
  1540. PRINT_WARN("Received data is IPA "
  1541. "but not a reply!\n");
  1542. break;
  1543. }
  1544. }
  1545. }
  1546. return cmd;
  1547. }
  1548. /**
  1549. * wake all waiting ipa commands
  1550. */
  1551. static void
  1552. qeth_clear_ipacmd_list(struct qeth_card *card)
  1553. {
  1554. struct qeth_reply *reply, *r;
  1555. unsigned long flags;
  1556. QETH_DBF_TEXT(trace, 4, "clipalst");
  1557. spin_lock_irqsave(&card->lock, flags);
  1558. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1559. qeth_get_reply(reply);
  1560. reply->rc = -EIO;
  1561. reply->received = 1;
  1562. list_del_init(&reply->list);
  1563. wake_up(&reply->wait_q);
  1564. qeth_put_reply(reply);
  1565. }
  1566. spin_unlock_irqrestore(&card->lock, flags);
  1567. }
  1568. static void
  1569. qeth_send_control_data_cb(struct qeth_channel *channel,
  1570. struct qeth_cmd_buffer *iob)
  1571. {
  1572. struct qeth_card *card;
  1573. struct qeth_reply *reply, *r;
  1574. struct qeth_ipa_cmd *cmd;
  1575. unsigned long flags;
  1576. int keep_reply;
  1577. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1578. card = CARD_FROM_CDEV(channel->ccwdev);
  1579. if (qeth_check_idx_response(iob->data)) {
  1580. qeth_clear_ipacmd_list(card);
  1581. qeth_schedule_recovery(card);
  1582. goto out;
  1583. }
  1584. cmd = qeth_check_ipa_data(card, iob);
  1585. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1586. goto out;
  1587. /*in case of OSN : check if cmd is set */
  1588. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1589. cmd &&
  1590. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1591. card->osn_info.assist_cb != NULL) {
  1592. card->osn_info.assist_cb(card->dev, cmd);
  1593. goto out;
  1594. }
  1595. spin_lock_irqsave(&card->lock, flags);
  1596. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1597. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1598. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1599. qeth_get_reply(reply);
  1600. list_del_init(&reply->list);
  1601. spin_unlock_irqrestore(&card->lock, flags);
  1602. keep_reply = 0;
  1603. if (reply->callback != NULL) {
  1604. if (cmd) {
  1605. reply->offset = (__u16)((char*)cmd -
  1606. (char *)iob->data);
  1607. keep_reply = reply->callback(card,
  1608. reply,
  1609. (unsigned long)cmd);
  1610. } else
  1611. keep_reply = reply->callback(card,
  1612. reply,
  1613. (unsigned long)iob);
  1614. }
  1615. if (cmd)
  1616. reply->rc = (u16) cmd->hdr.return_code;
  1617. else if (iob->rc)
  1618. reply->rc = iob->rc;
  1619. if (keep_reply) {
  1620. spin_lock_irqsave(&card->lock, flags);
  1621. list_add_tail(&reply->list,
  1622. &card->cmd_waiter_list);
  1623. spin_unlock_irqrestore(&card->lock, flags);
  1624. } else {
  1625. reply->received = 1;
  1626. wake_up(&reply->wait_q);
  1627. }
  1628. qeth_put_reply(reply);
  1629. goto out;
  1630. }
  1631. }
  1632. spin_unlock_irqrestore(&card->lock, flags);
  1633. out:
  1634. memcpy(&card->seqno.pdu_hdr_ack,
  1635. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1636. QETH_SEQ_NO_LENGTH);
  1637. qeth_release_buffer(channel,iob);
  1638. }
  1639. static inline void
  1640. qeth_prepare_control_data(struct qeth_card *card, int len,
  1641. struct qeth_cmd_buffer *iob)
  1642. {
  1643. qeth_setup_ccw(&card->write,iob->data,len);
  1644. iob->callback = qeth_release_buffer;
  1645. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1646. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1647. card->seqno.trans_hdr++;
  1648. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1649. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1650. card->seqno.pdu_hdr++;
  1651. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1652. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1653. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1654. }
  1655. static int
  1656. qeth_send_control_data(struct qeth_card *card, int len,
  1657. struct qeth_cmd_buffer *iob,
  1658. int (*reply_cb)
  1659. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1660. void *reply_param)
  1661. {
  1662. int rc;
  1663. unsigned long flags;
  1664. struct qeth_reply *reply = NULL;
  1665. struct timer_list timer;
  1666. QETH_DBF_TEXT(trace, 2, "sendctl");
  1667. reply = qeth_alloc_reply(card);
  1668. if (!reply) {
  1669. PRINT_WARN("Could no alloc qeth_reply!\n");
  1670. return -ENOMEM;
  1671. }
  1672. reply->callback = reply_cb;
  1673. reply->param = reply_param;
  1674. if (card->state == CARD_STATE_DOWN)
  1675. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1676. else
  1677. reply->seqno = card->seqno.ipa++;
  1678. init_timer(&timer);
  1679. timer.function = qeth_cmd_timeout;
  1680. timer.data = (unsigned long) reply;
  1681. init_waitqueue_head(&reply->wait_q);
  1682. spin_lock_irqsave(&card->lock, flags);
  1683. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1684. spin_unlock_irqrestore(&card->lock, flags);
  1685. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1686. wait_event(card->wait_q,
  1687. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1688. qeth_prepare_control_data(card, len, iob);
  1689. if (IS_IPA(iob->data))
  1690. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1691. else
  1692. timer.expires = jiffies + QETH_TIMEOUT;
  1693. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1694. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1695. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1696. (addr_t) iob, 0, 0);
  1697. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1698. if (rc){
  1699. PRINT_WARN("qeth_send_control_data: "
  1700. "ccw_device_start rc = %i\n", rc);
  1701. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1702. spin_lock_irqsave(&card->lock, flags);
  1703. list_del_init(&reply->list);
  1704. qeth_put_reply(reply);
  1705. spin_unlock_irqrestore(&card->lock, flags);
  1706. qeth_release_buffer(iob->channel, iob);
  1707. atomic_set(&card->write.irq_pending, 0);
  1708. wake_up(&card->wait_q);
  1709. return rc;
  1710. }
  1711. add_timer(&timer);
  1712. wait_event(reply->wait_q, reply->received);
  1713. del_timer_sync(&timer);
  1714. rc = reply->rc;
  1715. qeth_put_reply(reply);
  1716. return rc;
  1717. }
  1718. static int
  1719. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1720. struct qeth_cmd_buffer *iob)
  1721. {
  1722. unsigned long flags;
  1723. int rc = 0;
  1724. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1725. wait_event(card->wait_q,
  1726. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1727. qeth_prepare_control_data(card, len, iob);
  1728. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1729. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1730. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1731. (addr_t) iob, 0, 0);
  1732. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1733. if (rc){
  1734. PRINT_WARN("qeth_osn_send_control_data: "
  1735. "ccw_device_start rc = %i\n", rc);
  1736. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1737. qeth_release_buffer(iob->channel, iob);
  1738. atomic_set(&card->write.irq_pending, 0);
  1739. wake_up(&card->wait_q);
  1740. }
  1741. return rc;
  1742. }
  1743. static inline void
  1744. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1745. char prot_type)
  1746. {
  1747. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1748. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1749. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1750. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1751. }
  1752. static int
  1753. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1754. int data_len)
  1755. {
  1756. u16 s1, s2;
  1757. QETH_DBF_TEXT(trace,4,"osndipa");
  1758. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1759. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1760. s2 = (u16)data_len;
  1761. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1762. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1763. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1764. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1765. return qeth_osn_send_control_data(card, s1, iob);
  1766. }
  1767. static int
  1768. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1769. int (*reply_cb)
  1770. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1771. void *reply_param)
  1772. {
  1773. int rc;
  1774. char prot_type;
  1775. QETH_DBF_TEXT(trace,4,"sendipa");
  1776. if (card->options.layer2)
  1777. if (card->info.type == QETH_CARD_TYPE_OSN)
  1778. prot_type = QETH_PROT_OSN2;
  1779. else
  1780. prot_type = QETH_PROT_LAYER2;
  1781. else
  1782. prot_type = QETH_PROT_TCPIP;
  1783. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1784. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1785. reply_cb, reply_param);
  1786. return rc;
  1787. }
  1788. static int
  1789. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1790. unsigned long data)
  1791. {
  1792. struct qeth_cmd_buffer *iob;
  1793. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1794. iob = (struct qeth_cmd_buffer *) data;
  1795. memcpy(&card->token.cm_filter_r,
  1796. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1797. QETH_MPC_TOKEN_LENGTH);
  1798. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1799. return 0;
  1800. }
  1801. static int
  1802. qeth_cm_enable(struct qeth_card *card)
  1803. {
  1804. int rc;
  1805. struct qeth_cmd_buffer *iob;
  1806. QETH_DBF_TEXT(setup,2,"cmenable");
  1807. iob = qeth_wait_for_buffer(&card->write);
  1808. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1809. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1810. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1811. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1812. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1813. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1814. qeth_cm_enable_cb, NULL);
  1815. return rc;
  1816. }
  1817. static int
  1818. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1819. unsigned long data)
  1820. {
  1821. struct qeth_cmd_buffer *iob;
  1822. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1823. iob = (struct qeth_cmd_buffer *) data;
  1824. memcpy(&card->token.cm_connection_r,
  1825. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1826. QETH_MPC_TOKEN_LENGTH);
  1827. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1828. return 0;
  1829. }
  1830. static int
  1831. qeth_cm_setup(struct qeth_card *card)
  1832. {
  1833. int rc;
  1834. struct qeth_cmd_buffer *iob;
  1835. QETH_DBF_TEXT(setup,2,"cmsetup");
  1836. iob = qeth_wait_for_buffer(&card->write);
  1837. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1838. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1839. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1840. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1841. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1842. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1843. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1844. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1845. qeth_cm_setup_cb, NULL);
  1846. return rc;
  1847. }
  1848. static int
  1849. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1850. unsigned long data)
  1851. {
  1852. __u16 mtu, framesize;
  1853. __u16 len;
  1854. __u8 link_type;
  1855. struct qeth_cmd_buffer *iob;
  1856. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1857. iob = (struct qeth_cmd_buffer *) data;
  1858. memcpy(&card->token.ulp_filter_r,
  1859. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1860. QETH_MPC_TOKEN_LENGTH);
  1861. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1862. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1863. mtu = qeth_get_mtu_outof_framesize(framesize);
  1864. if (!mtu) {
  1865. iob->rc = -EINVAL;
  1866. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1867. return 0;
  1868. }
  1869. card->info.max_mtu = mtu;
  1870. card->info.initial_mtu = mtu;
  1871. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1872. } else {
  1873. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1874. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1875. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1876. }
  1877. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1878. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1879. memcpy(&link_type,
  1880. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1881. card->info.link_type = link_type;
  1882. } else
  1883. card->info.link_type = 0;
  1884. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1885. return 0;
  1886. }
  1887. static int
  1888. qeth_ulp_enable(struct qeth_card *card)
  1889. {
  1890. int rc;
  1891. char prot_type;
  1892. struct qeth_cmd_buffer *iob;
  1893. /*FIXME: trace view callbacks*/
  1894. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1895. iob = qeth_wait_for_buffer(&card->write);
  1896. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1897. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1898. (__u8) card->info.portno;
  1899. if (card->options.layer2)
  1900. if (card->info.type == QETH_CARD_TYPE_OSN)
  1901. prot_type = QETH_PROT_OSN2;
  1902. else
  1903. prot_type = QETH_PROT_LAYER2;
  1904. else
  1905. prot_type = QETH_PROT_TCPIP;
  1906. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1907. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1908. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1909. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1910. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1911. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1912. card->info.portname, 9);
  1913. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1914. qeth_ulp_enable_cb, NULL);
  1915. return rc;
  1916. }
  1917. static inline __u16
  1918. __raw_devno_from_bus_id(char *id)
  1919. {
  1920. id += (strlen(id) - 4);
  1921. return (__u16) simple_strtoul(id, &id, 16);
  1922. }
  1923. static int
  1924. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1925. unsigned long data)
  1926. {
  1927. struct qeth_cmd_buffer *iob;
  1928. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1929. iob = (struct qeth_cmd_buffer *) data;
  1930. memcpy(&card->token.ulp_connection_r,
  1931. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1932. QETH_MPC_TOKEN_LENGTH);
  1933. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1934. return 0;
  1935. }
  1936. static int
  1937. qeth_ulp_setup(struct qeth_card *card)
  1938. {
  1939. int rc;
  1940. __u16 temp;
  1941. struct qeth_cmd_buffer *iob;
  1942. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1943. iob = qeth_wait_for_buffer(&card->write);
  1944. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1945. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1946. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1947. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1948. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1949. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1950. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1951. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1952. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1953. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1954. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1955. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1956. qeth_ulp_setup_cb, NULL);
  1957. return rc;
  1958. }
  1959. static inline int
  1960. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1961. unsigned int siga_error, const char *dbftext)
  1962. {
  1963. if (qdio_error || siga_error) {
  1964. QETH_DBF_TEXT(trace, 2, dbftext);
  1965. QETH_DBF_TEXT(qerr, 2, dbftext);
  1966. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1967. buf->element[15].flags & 0xff);
  1968. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1969. buf->element[14].flags & 0xff);
  1970. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1971. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1972. return 1;
  1973. }
  1974. return 0;
  1975. }
  1976. static inline struct sk_buff *
  1977. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1978. {
  1979. struct sk_buff* skb;
  1980. int add_len;
  1981. add_len = 0;
  1982. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  1983. add_len = sizeof(struct qeth_hdr);
  1984. #ifdef CONFIG_QETH_VLAN
  1985. else
  1986. add_len = VLAN_HLEN;
  1987. #endif
  1988. skb = dev_alloc_skb(length + add_len);
  1989. if (skb && add_len)
  1990. skb_reserve(skb, add_len);
  1991. return skb;
  1992. }
  1993. static inline struct sk_buff *
  1994. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1995. struct qdio_buffer_element **__element, int *__offset,
  1996. struct qeth_hdr **hdr)
  1997. {
  1998. struct qdio_buffer_element *element = *__element;
  1999. int offset = *__offset;
  2000. struct sk_buff *skb = NULL;
  2001. int skb_len;
  2002. void *data_ptr;
  2003. int data_len;
  2004. QETH_DBF_TEXT(trace,6,"nextskb");
  2005. /* qeth_hdr must not cross element boundaries */
  2006. if (element->length < offset + sizeof(struct qeth_hdr)){
  2007. if (qeth_is_last_sbale(element))
  2008. return NULL;
  2009. element++;
  2010. offset = 0;
  2011. if (element->length < sizeof(struct qeth_hdr))
  2012. return NULL;
  2013. }
  2014. *hdr = element->addr + offset;
  2015. offset += sizeof(struct qeth_hdr);
  2016. if (card->options.layer2)
  2017. if (card->info.type == QETH_CARD_TYPE_OSN)
  2018. skb_len = (*hdr)->hdr.osn.pdu_length;
  2019. else
  2020. skb_len = (*hdr)->hdr.l2.pkt_length;
  2021. else
  2022. skb_len = (*hdr)->hdr.l3.length;
  2023. if (!skb_len)
  2024. return NULL;
  2025. if (card->options.fake_ll){
  2026. if(card->dev->type == ARPHRD_IEEE802_TR){
  2027. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR, *hdr)))
  2028. goto no_mem;
  2029. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  2030. } else {
  2031. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH, *hdr)))
  2032. goto no_mem;
  2033. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  2034. }
  2035. } else if (!(skb = qeth_get_skb(skb_len, *hdr)))
  2036. goto no_mem;
  2037. data_ptr = element->addr + offset;
  2038. while (skb_len) {
  2039. data_len = min(skb_len, (int)(element->length - offset));
  2040. if (data_len)
  2041. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  2042. skb_len -= data_len;
  2043. if (skb_len){
  2044. if (qeth_is_last_sbale(element)){
  2045. QETH_DBF_TEXT(trace,4,"unexeob");
  2046. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2047. QETH_DBF_TEXT(qerr,2,"unexeob");
  2048. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2049. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2050. dev_kfree_skb_any(skb);
  2051. card->stats.rx_errors++;
  2052. return NULL;
  2053. }
  2054. element++;
  2055. offset = 0;
  2056. data_ptr = element->addr;
  2057. } else {
  2058. offset += data_len;
  2059. }
  2060. }
  2061. *__element = element;
  2062. *__offset = offset;
  2063. return skb;
  2064. no_mem:
  2065. if (net_ratelimit()){
  2066. PRINT_WARN("No memory for packet received on %s.\n",
  2067. QETH_CARD_IFNAME(card));
  2068. QETH_DBF_TEXT(trace,2,"noskbmem");
  2069. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2070. }
  2071. card->stats.rx_dropped++;
  2072. return NULL;
  2073. }
  2074. static inline __be16
  2075. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2076. {
  2077. struct qeth_card *card;
  2078. struct ethhdr *eth;
  2079. QETH_DBF_TEXT(trace,6,"typtrans");
  2080. card = (struct qeth_card *)dev->priv;
  2081. #ifdef CONFIG_TR
  2082. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2083. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2084. return tr_type_trans(skb,dev);
  2085. #endif /* CONFIG_TR */
  2086. skb->mac.raw = skb->data;
  2087. skb_pull(skb, ETH_HLEN );
  2088. eth = eth_hdr(skb);
  2089. if (*eth->h_dest & 1) {
  2090. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2091. skb->pkt_type = PACKET_BROADCAST;
  2092. else
  2093. skb->pkt_type = PACKET_MULTICAST;
  2094. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2095. skb->pkt_type = PACKET_OTHERHOST;
  2096. if (ntohs(eth->h_proto) >= 1536)
  2097. return eth->h_proto;
  2098. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2099. return htons(ETH_P_802_3);
  2100. return htons(ETH_P_802_2);
  2101. }
  2102. static inline void
  2103. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2104. struct qeth_hdr *hdr)
  2105. {
  2106. struct trh_hdr *fake_hdr;
  2107. struct trllc *fake_llc;
  2108. struct iphdr *ip_hdr;
  2109. QETH_DBF_TEXT(trace,5,"skbfktr");
  2110. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  2111. /* this is a fake ethernet header */
  2112. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  2113. /* the destination MAC address */
  2114. switch (skb->pkt_type){
  2115. case PACKET_MULTICAST:
  2116. switch (skb->protocol){
  2117. #ifdef CONFIG_QETH_IPV6
  2118. case __constant_htons(ETH_P_IPV6):
  2119. ndisc_mc_map((struct in6_addr *)
  2120. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2121. fake_hdr->daddr, card->dev, 0);
  2122. break;
  2123. #endif /* CONFIG_QETH_IPV6 */
  2124. case __constant_htons(ETH_P_IP):
  2125. ip_hdr = (struct iphdr *)skb->data;
  2126. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2127. break;
  2128. default:
  2129. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2130. }
  2131. break;
  2132. case PACKET_BROADCAST:
  2133. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2134. break;
  2135. default:
  2136. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2137. }
  2138. /* the source MAC address */
  2139. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2140. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2141. else
  2142. memset(fake_hdr->saddr, 0, TR_ALEN);
  2143. fake_hdr->rcf=0;
  2144. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2145. fake_llc->dsap = EXTENDED_SAP;
  2146. fake_llc->ssap = EXTENDED_SAP;
  2147. fake_llc->llc = UI_CMD;
  2148. fake_llc->protid[0] = 0;
  2149. fake_llc->protid[1] = 0;
  2150. fake_llc->protid[2] = 0;
  2151. fake_llc->ethertype = ETH_P_IP;
  2152. }
  2153. static inline void
  2154. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2155. struct qeth_hdr *hdr)
  2156. {
  2157. struct ethhdr *fake_hdr;
  2158. struct iphdr *ip_hdr;
  2159. QETH_DBF_TEXT(trace,5,"skbfketh");
  2160. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2161. /* this is a fake ethernet header */
  2162. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2163. /* the destination MAC address */
  2164. switch (skb->pkt_type){
  2165. case PACKET_MULTICAST:
  2166. switch (skb->protocol){
  2167. #ifdef CONFIG_QETH_IPV6
  2168. case __constant_htons(ETH_P_IPV6):
  2169. ndisc_mc_map((struct in6_addr *)
  2170. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2171. fake_hdr->h_dest, card->dev, 0);
  2172. break;
  2173. #endif /* CONFIG_QETH_IPV6 */
  2174. case __constant_htons(ETH_P_IP):
  2175. ip_hdr = (struct iphdr *)skb->data;
  2176. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2177. break;
  2178. default:
  2179. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2180. }
  2181. break;
  2182. case PACKET_BROADCAST:
  2183. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2184. break;
  2185. default:
  2186. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2187. }
  2188. /* the source MAC address */
  2189. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2190. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2191. else
  2192. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2193. /* the protocol */
  2194. fake_hdr->h_proto = skb->protocol;
  2195. }
  2196. static inline void
  2197. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2198. struct qeth_hdr *hdr)
  2199. {
  2200. if (card->dev->type == ARPHRD_IEEE802_TR)
  2201. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2202. else
  2203. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2204. }
  2205. static inline void
  2206. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2207. struct qeth_hdr *hdr)
  2208. {
  2209. #ifdef CONFIG_QETH_VLAN
  2210. u16 *vlan_tag;
  2211. if (hdr->hdr.l3.ext_flags &
  2212. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2213. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2214. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2215. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2216. *(vlan_tag + 1) = skb->protocol;
  2217. skb->protocol = __constant_htons(ETH_P_8021Q);
  2218. }
  2219. #endif /* CONFIG_QETH_VLAN */
  2220. }
  2221. static inline __u16
  2222. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2223. struct qeth_hdr *hdr)
  2224. {
  2225. unsigned short vlan_id = 0;
  2226. #ifdef CONFIG_QETH_VLAN
  2227. struct vlan_hdr *vhdr;
  2228. #endif
  2229. skb->pkt_type = PACKET_HOST;
  2230. skb->protocol = qeth_type_trans(skb, skb->dev);
  2231. if (card->options.checksum_type == NO_CHECKSUMMING)
  2232. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2233. else
  2234. skb->ip_summed = CHECKSUM_NONE;
  2235. #ifdef CONFIG_QETH_VLAN
  2236. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2237. vhdr = (struct vlan_hdr *) skb->data;
  2238. skb->protocol =
  2239. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2240. vlan_id = hdr->hdr.l2.vlan_id;
  2241. skb_pull(skb, VLAN_HLEN);
  2242. }
  2243. #endif
  2244. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2245. return vlan_id;
  2246. }
  2247. static inline void
  2248. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2249. struct qeth_hdr *hdr)
  2250. {
  2251. #ifdef CONFIG_QETH_IPV6
  2252. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2253. skb->pkt_type = PACKET_HOST;
  2254. skb->protocol = qeth_type_trans(skb, card->dev);
  2255. return;
  2256. }
  2257. #endif /* CONFIG_QETH_IPV6 */
  2258. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2259. ETH_P_IP);
  2260. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2261. case QETH_CAST_UNICAST:
  2262. skb->pkt_type = PACKET_HOST;
  2263. break;
  2264. case QETH_CAST_MULTICAST:
  2265. skb->pkt_type = PACKET_MULTICAST;
  2266. card->stats.multicast++;
  2267. break;
  2268. case QETH_CAST_BROADCAST:
  2269. skb->pkt_type = PACKET_BROADCAST;
  2270. card->stats.multicast++;
  2271. break;
  2272. case QETH_CAST_ANYCAST:
  2273. case QETH_CAST_NOCAST:
  2274. default:
  2275. skb->pkt_type = PACKET_HOST;
  2276. }
  2277. qeth_rebuild_skb_vlan(card, skb, hdr);
  2278. if (card->options.fake_ll)
  2279. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2280. else
  2281. skb->mac.raw = skb->data;
  2282. skb->ip_summed = card->options.checksum_type;
  2283. if (card->options.checksum_type == HW_CHECKSUMMING){
  2284. if ( (hdr->hdr.l3.ext_flags &
  2285. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2286. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2287. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2288. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2289. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2290. else
  2291. skb->ip_summed = SW_CHECKSUMMING;
  2292. }
  2293. }
  2294. static inline void
  2295. qeth_process_inbound_buffer(struct qeth_card *card,
  2296. struct qeth_qdio_buffer *buf, int index)
  2297. {
  2298. struct qdio_buffer_element *element;
  2299. struct sk_buff *skb;
  2300. struct qeth_hdr *hdr;
  2301. int offset;
  2302. int rxrc;
  2303. __u16 vlan_tag = 0;
  2304. /* get first element of current buffer */
  2305. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2306. offset = 0;
  2307. #ifdef CONFIG_QETH_PERF_STATS
  2308. card->perf_stats.bufs_rec++;
  2309. #endif
  2310. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2311. &offset, &hdr))) {
  2312. skb->dev = card->dev;
  2313. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2314. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2315. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2316. qeth_rebuild_skb(card, skb, hdr);
  2317. else { /*in case of OSN*/
  2318. skb_push(skb, sizeof(struct qeth_hdr));
  2319. memcpy(skb->data, hdr, sizeof(struct qeth_hdr));
  2320. }
  2321. /* is device UP ? */
  2322. if (!(card->dev->flags & IFF_UP)){
  2323. dev_kfree_skb_any(skb);
  2324. continue;
  2325. }
  2326. #ifdef CONFIG_QETH_VLAN
  2327. if (vlan_tag)
  2328. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2329. else
  2330. #endif
  2331. if (card->info.type == QETH_CARD_TYPE_OSN)
  2332. rxrc = card->osn_info.data_cb(skb);
  2333. else
  2334. rxrc = netif_rx(skb);
  2335. card->dev->last_rx = jiffies;
  2336. card->stats.rx_packets++;
  2337. card->stats.rx_bytes += skb->len;
  2338. }
  2339. }
  2340. static inline struct qeth_buffer_pool_entry *
  2341. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2342. {
  2343. struct qeth_buffer_pool_entry *entry;
  2344. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2345. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2346. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2347. struct qeth_buffer_pool_entry, list);
  2348. list_del_init(&entry->list);
  2349. return entry;
  2350. }
  2351. return NULL;
  2352. }
  2353. static inline void
  2354. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2355. {
  2356. struct qeth_buffer_pool_entry *pool_entry;
  2357. int i;
  2358. pool_entry = qeth_get_buffer_pool_entry(card);
  2359. /*
  2360. * since the buffer is accessed only from the input_tasklet
  2361. * there shouldn't be a need to synchronize; also, since we use
  2362. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2363. * buffers
  2364. */
  2365. BUG_ON(!pool_entry);
  2366. buf->pool_entry = pool_entry;
  2367. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2368. buf->buffer->element[i].length = PAGE_SIZE;
  2369. buf->buffer->element[i].addr = pool_entry->elements[i];
  2370. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2371. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2372. else
  2373. buf->buffer->element[i].flags = 0;
  2374. }
  2375. buf->state = QETH_QDIO_BUF_EMPTY;
  2376. }
  2377. static inline void
  2378. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2379. struct qeth_qdio_out_buffer *buf)
  2380. {
  2381. int i;
  2382. struct sk_buff *skb;
  2383. /* is PCI flag set on buffer? */
  2384. if (buf->buffer->element[0].flags & 0x40)
  2385. atomic_dec(&queue->set_pci_flags_count);
  2386. while ((skb = skb_dequeue(&buf->skb_list))){
  2387. atomic_dec(&skb->users);
  2388. dev_kfree_skb_any(skb);
  2389. }
  2390. qeth_eddp_buf_release_contexts(buf);
  2391. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2392. buf->buffer->element[i].length = 0;
  2393. buf->buffer->element[i].addr = NULL;
  2394. buf->buffer->element[i].flags = 0;
  2395. }
  2396. buf->next_element_to_fill = 0;
  2397. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2398. }
  2399. static inline void
  2400. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2401. {
  2402. struct qeth_qdio_q *queue = card->qdio.in_q;
  2403. int count;
  2404. int i;
  2405. int rc;
  2406. QETH_DBF_TEXT(trace,6,"queinbuf");
  2407. count = (index < queue->next_buf_to_init)?
  2408. card->qdio.in_buf_pool.buf_count -
  2409. (queue->next_buf_to_init - index) :
  2410. card->qdio.in_buf_pool.buf_count -
  2411. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2412. /* only requeue at a certain threshold to avoid SIGAs */
  2413. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2414. for (i = queue->next_buf_to_init;
  2415. i < queue->next_buf_to_init + count; ++i)
  2416. qeth_init_input_buffer(card,
  2417. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2418. /*
  2419. * according to old code it should be avoided to requeue all
  2420. * 128 buffers in order to benefit from PCI avoidance.
  2421. * this function keeps at least one buffer (the buffer at
  2422. * 'index') un-requeued -> this buffer is the first buffer that
  2423. * will be requeued the next time
  2424. */
  2425. #ifdef CONFIG_QETH_PERF_STATS
  2426. card->perf_stats.inbound_do_qdio_cnt++;
  2427. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2428. #endif
  2429. rc = do_QDIO(CARD_DDEV(card),
  2430. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2431. 0, queue->next_buf_to_init, count, NULL);
  2432. #ifdef CONFIG_QETH_PERF_STATS
  2433. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2434. card->perf_stats.inbound_do_qdio_start_time;
  2435. #endif
  2436. if (rc){
  2437. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2438. "return %i (device %s).\n",
  2439. rc, CARD_DDEV_ID(card));
  2440. QETH_DBF_TEXT(trace,2,"qinberr");
  2441. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2442. }
  2443. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2444. QDIO_MAX_BUFFERS_PER_Q;
  2445. }
  2446. }
  2447. static inline void
  2448. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2449. struct qeth_buffer_pool_entry *entry)
  2450. {
  2451. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2452. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2453. }
  2454. static void
  2455. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2456. unsigned int qdio_err, unsigned int siga_err,
  2457. unsigned int queue, int first_element, int count,
  2458. unsigned long card_ptr)
  2459. {
  2460. struct net_device *net_dev;
  2461. struct qeth_card *card;
  2462. struct qeth_qdio_buffer *buffer;
  2463. int index;
  2464. int i;
  2465. QETH_DBF_TEXT(trace, 6, "qdinput");
  2466. card = (struct qeth_card *) card_ptr;
  2467. net_dev = card->dev;
  2468. #ifdef CONFIG_QETH_PERF_STATS
  2469. card->perf_stats.inbound_cnt++;
  2470. card->perf_stats.inbound_start_time = qeth_get_micros();
  2471. #endif
  2472. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2473. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2474. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2475. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2476. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2477. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2478. qeth_schedule_recovery(card);
  2479. return;
  2480. }
  2481. }
  2482. for (i = first_element; i < (first_element + count); ++i) {
  2483. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2484. buffer = &card->qdio.in_q->bufs[index];
  2485. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2486. qeth_check_qdio_errors(buffer->buffer,
  2487. qdio_err, siga_err,"qinerr")))
  2488. qeth_process_inbound_buffer(card, buffer, index);
  2489. /* clear buffer and give back to hardware */
  2490. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2491. qeth_queue_input_buffer(card, index);
  2492. }
  2493. #ifdef CONFIG_QETH_PERF_STATS
  2494. card->perf_stats.inbound_time += qeth_get_micros() -
  2495. card->perf_stats.inbound_start_time;
  2496. #endif
  2497. }
  2498. static inline int
  2499. qeth_handle_send_error(struct qeth_card *card,
  2500. struct qeth_qdio_out_buffer *buffer,
  2501. unsigned int qdio_err, unsigned int siga_err)
  2502. {
  2503. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2504. int cc = siga_err & 3;
  2505. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2506. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2507. switch (cc) {
  2508. case 0:
  2509. if (qdio_err){
  2510. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2511. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2512. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2513. (u16)qdio_err, (u8)sbalf15);
  2514. return QETH_SEND_ERROR_LINK_FAILURE;
  2515. }
  2516. return QETH_SEND_ERROR_NONE;
  2517. case 2:
  2518. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2519. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2520. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2521. return QETH_SEND_ERROR_KICK_IT;
  2522. }
  2523. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2524. return QETH_SEND_ERROR_RETRY;
  2525. return QETH_SEND_ERROR_LINK_FAILURE;
  2526. /* look at qdio_error and sbalf 15 */
  2527. case 1:
  2528. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2529. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2530. return QETH_SEND_ERROR_LINK_FAILURE;
  2531. case 3:
  2532. default:
  2533. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2534. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2535. return QETH_SEND_ERROR_KICK_IT;
  2536. }
  2537. }
  2538. void
  2539. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2540. int index, int count)
  2541. {
  2542. struct qeth_qdio_out_buffer *buf;
  2543. int rc;
  2544. int i;
  2545. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2546. for (i = index; i < index + count; ++i) {
  2547. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2548. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2549. SBAL_FLAGS_LAST_ENTRY;
  2550. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2551. continue;
  2552. if (!queue->do_pack){
  2553. if ((atomic_read(&queue->used_buffers) >=
  2554. (QETH_HIGH_WATERMARK_PACK -
  2555. QETH_WATERMARK_PACK_FUZZ)) &&
  2556. !atomic_read(&queue->set_pci_flags_count)){
  2557. /* it's likely that we'll go to packing
  2558. * mode soon */
  2559. atomic_inc(&queue->set_pci_flags_count);
  2560. buf->buffer->element[0].flags |= 0x40;
  2561. }
  2562. } else {
  2563. if (!atomic_read(&queue->set_pci_flags_count)){
  2564. /*
  2565. * there's no outstanding PCI any more, so we
  2566. * have to request a PCI to be sure the the PCI
  2567. * will wake at some time in the future then we
  2568. * can flush packed buffers that might still be
  2569. * hanging around, which can happen if no
  2570. * further send was requested by the stack
  2571. */
  2572. atomic_inc(&queue->set_pci_flags_count);
  2573. buf->buffer->element[0].flags |= 0x40;
  2574. }
  2575. }
  2576. }
  2577. queue->card->dev->trans_start = jiffies;
  2578. #ifdef CONFIG_QETH_PERF_STATS
  2579. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2580. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2581. #endif
  2582. if (under_int)
  2583. rc = do_QDIO(CARD_DDEV(queue->card),
  2584. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2585. queue->queue_no, index, count, NULL);
  2586. else
  2587. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2588. queue->queue_no, index, count, NULL);
  2589. #ifdef CONFIG_QETH_PERF_STATS
  2590. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2591. queue->card->perf_stats.outbound_do_qdio_start_time;
  2592. #endif
  2593. if (rc){
  2594. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2595. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2596. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2597. queue->card->stats.tx_errors += count;
  2598. /* this must not happen under normal circumstances. if it
  2599. * happens something is really wrong -> recover */
  2600. qeth_schedule_recovery(queue->card);
  2601. return;
  2602. }
  2603. atomic_add(count, &queue->used_buffers);
  2604. #ifdef CONFIG_QETH_PERF_STATS
  2605. queue->card->perf_stats.bufs_sent += count;
  2606. #endif
  2607. }
  2608. /*
  2609. * Switched to packing state if the number of used buffers on a queue
  2610. * reaches a certain limit.
  2611. */
  2612. static inline void
  2613. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2614. {
  2615. if (!queue->do_pack) {
  2616. if (atomic_read(&queue->used_buffers)
  2617. >= QETH_HIGH_WATERMARK_PACK){
  2618. /* switch non-PACKING -> PACKING */
  2619. QETH_DBF_TEXT(trace, 6, "np->pack");
  2620. #ifdef CONFIG_QETH_PERF_STATS
  2621. queue->card->perf_stats.sc_dp_p++;
  2622. #endif
  2623. queue->do_pack = 1;
  2624. }
  2625. }
  2626. }
  2627. /*
  2628. * Switches from packing to non-packing mode. If there is a packing
  2629. * buffer on the queue this buffer will be prepared to be flushed.
  2630. * In that case 1 is returned to inform the caller. If no buffer
  2631. * has to be flushed, zero is returned.
  2632. */
  2633. static inline int
  2634. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2635. {
  2636. struct qeth_qdio_out_buffer *buffer;
  2637. int flush_count = 0;
  2638. if (queue->do_pack) {
  2639. if (atomic_read(&queue->used_buffers)
  2640. <= QETH_LOW_WATERMARK_PACK) {
  2641. /* switch PACKING -> non-PACKING */
  2642. QETH_DBF_TEXT(trace, 6, "pack->np");
  2643. #ifdef CONFIG_QETH_PERF_STATS
  2644. queue->card->perf_stats.sc_p_dp++;
  2645. #endif
  2646. queue->do_pack = 0;
  2647. /* flush packing buffers */
  2648. buffer = &queue->bufs[queue->next_buf_to_fill];
  2649. if ((atomic_read(&buffer->state) ==
  2650. QETH_QDIO_BUF_EMPTY) &&
  2651. (buffer->next_element_to_fill > 0)) {
  2652. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2653. flush_count++;
  2654. queue->next_buf_to_fill =
  2655. (queue->next_buf_to_fill + 1) %
  2656. QDIO_MAX_BUFFERS_PER_Q;
  2657. }
  2658. }
  2659. }
  2660. return flush_count;
  2661. }
  2662. /*
  2663. * Called to flush a packing buffer if no more pci flags are on the queue.
  2664. * Checks if there is a packing buffer and prepares it to be flushed.
  2665. * In that case returns 1, otherwise zero.
  2666. */
  2667. static inline int
  2668. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2669. {
  2670. struct qeth_qdio_out_buffer *buffer;
  2671. buffer = &queue->bufs[queue->next_buf_to_fill];
  2672. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2673. (buffer->next_element_to_fill > 0)){
  2674. /* it's a packing buffer */
  2675. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2676. queue->next_buf_to_fill =
  2677. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2678. return 1;
  2679. }
  2680. return 0;
  2681. }
  2682. static inline void
  2683. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2684. {
  2685. int index;
  2686. int flush_cnt = 0;
  2687. int q_was_packing = 0;
  2688. /*
  2689. * check if weed have to switch to non-packing mode or if
  2690. * we have to get a pci flag out on the queue
  2691. */
  2692. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2693. !atomic_read(&queue->set_pci_flags_count)){
  2694. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2695. QETH_OUT_Q_UNLOCKED) {
  2696. /*
  2697. * If we get in here, there was no action in
  2698. * do_send_packet. So, we check if there is a
  2699. * packing buffer to be flushed here.
  2700. */
  2701. netif_stop_queue(queue->card->dev);
  2702. index = queue->next_buf_to_fill;
  2703. q_was_packing = queue->do_pack;
  2704. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2705. if (!flush_cnt &&
  2706. !atomic_read(&queue->set_pci_flags_count))
  2707. flush_cnt +=
  2708. qeth_flush_buffers_on_no_pci(queue);
  2709. #ifdef CONFIG_QETH_PERF_STATS
  2710. if (q_was_packing)
  2711. queue->card->perf_stats.bufs_sent_pack +=
  2712. flush_cnt;
  2713. #endif
  2714. if (flush_cnt)
  2715. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2716. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2717. }
  2718. }
  2719. }
  2720. static void
  2721. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2722. unsigned int qdio_error, unsigned int siga_error,
  2723. unsigned int __queue, int first_element, int count,
  2724. unsigned long card_ptr)
  2725. {
  2726. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2727. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2728. struct qeth_qdio_out_buffer *buffer;
  2729. int i;
  2730. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2731. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2732. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2733. QETH_DBF_TEXT(trace, 2, "achkcond");
  2734. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2735. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2736. netif_stop_queue(card->dev);
  2737. qeth_schedule_recovery(card);
  2738. return;
  2739. }
  2740. }
  2741. #ifdef CONFIG_QETH_PERF_STATS
  2742. card->perf_stats.outbound_handler_cnt++;
  2743. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2744. #endif
  2745. for(i = first_element; i < (first_element + count); ++i){
  2746. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2747. /*we only handle the KICK_IT error by doing a recovery */
  2748. if (qeth_handle_send_error(card, buffer,
  2749. qdio_error, siga_error)
  2750. == QETH_SEND_ERROR_KICK_IT){
  2751. netif_stop_queue(card->dev);
  2752. qeth_schedule_recovery(card);
  2753. return;
  2754. }
  2755. qeth_clear_output_buffer(queue, buffer);
  2756. }
  2757. atomic_sub(count, &queue->used_buffers);
  2758. /* check if we need to do something on this outbound queue */
  2759. if (card->info.type != QETH_CARD_TYPE_IQD)
  2760. qeth_check_outbound_queue(queue);
  2761. netif_wake_queue(queue->card->dev);
  2762. #ifdef CONFIG_QETH_PERF_STATS
  2763. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2764. card->perf_stats.outbound_handler_start_time;
  2765. #endif
  2766. }
  2767. static void
  2768. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2769. {
  2770. param_field[0] = _ascebc['P'];
  2771. param_field[1] = _ascebc['C'];
  2772. param_field[2] = _ascebc['I'];
  2773. param_field[3] = _ascebc['T'];
  2774. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2775. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2776. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2777. }
  2778. static void
  2779. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2780. {
  2781. param_field[16] = _ascebc['B'];
  2782. param_field[17] = _ascebc['L'];
  2783. param_field[18] = _ascebc['K'];
  2784. param_field[19] = _ascebc['T'];
  2785. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2786. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2787. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2788. }
  2789. static void
  2790. qeth_initialize_working_pool_list(struct qeth_card *card)
  2791. {
  2792. struct qeth_buffer_pool_entry *entry;
  2793. QETH_DBF_TEXT(trace,5,"inwrklst");
  2794. list_for_each_entry(entry,
  2795. &card->qdio.init_pool.entry_list, init_list) {
  2796. qeth_put_buffer_pool_entry(card,entry);
  2797. }
  2798. }
  2799. static void
  2800. qeth_clear_working_pool_list(struct qeth_card *card)
  2801. {
  2802. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2803. QETH_DBF_TEXT(trace,5,"clwrklst");
  2804. list_for_each_entry_safe(pool_entry, tmp,
  2805. &card->qdio.in_buf_pool.entry_list, list){
  2806. list_del(&pool_entry->list);
  2807. }
  2808. }
  2809. static void
  2810. qeth_free_buffer_pool(struct qeth_card *card)
  2811. {
  2812. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2813. int i=0;
  2814. QETH_DBF_TEXT(trace,5,"freepool");
  2815. list_for_each_entry_safe(pool_entry, tmp,
  2816. &card->qdio.init_pool.entry_list, init_list){
  2817. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2818. free_page((unsigned long)pool_entry->elements[i]);
  2819. list_del(&pool_entry->init_list);
  2820. kfree(pool_entry);
  2821. }
  2822. }
  2823. static int
  2824. qeth_alloc_buffer_pool(struct qeth_card *card)
  2825. {
  2826. struct qeth_buffer_pool_entry *pool_entry;
  2827. void *ptr;
  2828. int i, j;
  2829. QETH_DBF_TEXT(trace,5,"alocpool");
  2830. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2831. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2832. if (!pool_entry){
  2833. qeth_free_buffer_pool(card);
  2834. return -ENOMEM;
  2835. }
  2836. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2837. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2838. if (!ptr) {
  2839. while (j > 0)
  2840. free_page((unsigned long)
  2841. pool_entry->elements[--j]);
  2842. kfree(pool_entry);
  2843. qeth_free_buffer_pool(card);
  2844. return -ENOMEM;
  2845. }
  2846. pool_entry->elements[j] = ptr;
  2847. }
  2848. list_add(&pool_entry->init_list,
  2849. &card->qdio.init_pool.entry_list);
  2850. }
  2851. return 0;
  2852. }
  2853. int
  2854. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2855. {
  2856. QETH_DBF_TEXT(trace, 2, "realcbp");
  2857. if ((card->state != CARD_STATE_DOWN) &&
  2858. (card->state != CARD_STATE_RECOVER))
  2859. return -EPERM;
  2860. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2861. qeth_clear_working_pool_list(card);
  2862. qeth_free_buffer_pool(card);
  2863. card->qdio.in_buf_pool.buf_count = bufcnt;
  2864. card->qdio.init_pool.buf_count = bufcnt;
  2865. return qeth_alloc_buffer_pool(card);
  2866. }
  2867. static int
  2868. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2869. {
  2870. int i, j;
  2871. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2872. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2873. return 0;
  2874. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2875. GFP_KERNEL|GFP_DMA);
  2876. if (!card->qdio.in_q)
  2877. return - ENOMEM;
  2878. QETH_DBF_TEXT(setup, 2, "inq");
  2879. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2880. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2881. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2882. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2883. card->qdio.in_q->bufs[i].buffer =
  2884. &card->qdio.in_q->qdio_bufs[i];
  2885. /* inbound buffer pool */
  2886. if (qeth_alloc_buffer_pool(card)){
  2887. kfree(card->qdio.in_q);
  2888. return -ENOMEM;
  2889. }
  2890. /* outbound */
  2891. card->qdio.out_qs =
  2892. kmalloc(card->qdio.no_out_queues *
  2893. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2894. if (!card->qdio.out_qs){
  2895. qeth_free_buffer_pool(card);
  2896. return -ENOMEM;
  2897. }
  2898. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2899. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2900. GFP_KERNEL|GFP_DMA);
  2901. if (!card->qdio.out_qs[i]){
  2902. while (i > 0)
  2903. kfree(card->qdio.out_qs[--i]);
  2904. kfree(card->qdio.out_qs);
  2905. return -ENOMEM;
  2906. }
  2907. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2908. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2909. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2910. card->qdio.out_qs[i]->queue_no = i;
  2911. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2912. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2913. card->qdio.out_qs[i]->bufs[j].buffer =
  2914. &card->qdio.out_qs[i]->qdio_bufs[j];
  2915. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2916. skb_list);
  2917. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2918. }
  2919. }
  2920. card->qdio.state = QETH_QDIO_ALLOCATED;
  2921. return 0;
  2922. }
  2923. static void
  2924. qeth_free_qdio_buffers(struct qeth_card *card)
  2925. {
  2926. int i, j;
  2927. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2928. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2929. return;
  2930. kfree(card->qdio.in_q);
  2931. /* inbound buffer pool */
  2932. qeth_free_buffer_pool(card);
  2933. /* free outbound qdio_qs */
  2934. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2935. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2936. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2937. &card->qdio.out_qs[i]->bufs[j]);
  2938. kfree(card->qdio.out_qs[i]);
  2939. }
  2940. kfree(card->qdio.out_qs);
  2941. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2942. }
  2943. static void
  2944. qeth_clear_qdio_buffers(struct qeth_card *card)
  2945. {
  2946. int i, j;
  2947. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2948. /* clear outbound buffers to free skbs */
  2949. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2950. if (card->qdio.out_qs[i]){
  2951. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2952. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2953. &card->qdio.out_qs[i]->bufs[j]);
  2954. }
  2955. }
  2956. static void
  2957. qeth_init_qdio_info(struct qeth_card *card)
  2958. {
  2959. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2960. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2961. /* inbound */
  2962. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2963. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2964. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2965. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2966. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2967. }
  2968. static int
  2969. qeth_init_qdio_queues(struct qeth_card *card)
  2970. {
  2971. int i, j;
  2972. int rc;
  2973. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2974. /* inbound queue */
  2975. memset(card->qdio.in_q->qdio_bufs, 0,
  2976. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2977. qeth_initialize_working_pool_list(card);
  2978. /*give only as many buffers to hardware as we have buffer pool entries*/
  2979. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2980. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2981. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2982. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2983. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2984. if (rc) {
  2985. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2986. return rc;
  2987. }
  2988. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2989. if (rc) {
  2990. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2991. return rc;
  2992. }
  2993. /* outbound queue */
  2994. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2995. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2996. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2997. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2998. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2999. &card->qdio.out_qs[i]->bufs[j]);
  3000. }
  3001. card->qdio.out_qs[i]->card = card;
  3002. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3003. card->qdio.out_qs[i]->do_pack = 0;
  3004. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3005. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3006. atomic_set(&card->qdio.out_qs[i]->state,
  3007. QETH_OUT_Q_UNLOCKED);
  3008. }
  3009. return 0;
  3010. }
  3011. static int
  3012. qeth_qdio_establish(struct qeth_card *card)
  3013. {
  3014. struct qdio_initialize init_data;
  3015. char *qib_param_field;
  3016. struct qdio_buffer **in_sbal_ptrs;
  3017. struct qdio_buffer **out_sbal_ptrs;
  3018. int i, j, k;
  3019. int rc;
  3020. QETH_DBF_TEXT(setup, 2, "qdioest");
  3021. qib_param_field = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3022. GFP_KERNEL);
  3023. if (!qib_param_field)
  3024. return -ENOMEM;
  3025. memset(qib_param_field, 0, QDIO_MAX_BUFFERS_PER_Q * sizeof(char));
  3026. qeth_create_qib_param_field(card, qib_param_field);
  3027. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3028. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3029. GFP_KERNEL);
  3030. if (!in_sbal_ptrs) {
  3031. kfree(qib_param_field);
  3032. return -ENOMEM;
  3033. }
  3034. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3035. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3036. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3037. out_sbal_ptrs =
  3038. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3039. sizeof(void *), GFP_KERNEL);
  3040. if (!out_sbal_ptrs) {
  3041. kfree(in_sbal_ptrs);
  3042. kfree(qib_param_field);
  3043. return -ENOMEM;
  3044. }
  3045. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3046. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3047. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3048. virt_to_phys(card->qdio.out_qs[i]->
  3049. bufs[j].buffer);
  3050. }
  3051. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3052. init_data.cdev = CARD_DDEV(card);
  3053. init_data.q_format = qeth_get_qdio_q_format(card);
  3054. init_data.qib_param_field_format = 0;
  3055. init_data.qib_param_field = qib_param_field;
  3056. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3057. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3058. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3059. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3060. init_data.no_input_qs = 1;
  3061. init_data.no_output_qs = card->qdio.no_out_queues;
  3062. init_data.input_handler = (qdio_handler_t *)
  3063. qeth_qdio_input_handler;
  3064. init_data.output_handler = (qdio_handler_t *)
  3065. qeth_qdio_output_handler;
  3066. init_data.int_parm = (unsigned long) card;
  3067. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3068. QDIO_OUTBOUND_0COPY_SBALS |
  3069. QDIO_USE_OUTBOUND_PCIS;
  3070. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3071. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3072. if (!(rc = qdio_initialize(&init_data)))
  3073. card->qdio.state = QETH_QDIO_ESTABLISHED;
  3074. kfree(out_sbal_ptrs);
  3075. kfree(in_sbal_ptrs);
  3076. kfree(qib_param_field);
  3077. return rc;
  3078. }
  3079. static int
  3080. qeth_qdio_activate(struct qeth_card *card)
  3081. {
  3082. QETH_DBF_TEXT(setup,3,"qdioact");
  3083. return qdio_activate(CARD_DDEV(card), 0);
  3084. }
  3085. static int
  3086. qeth_clear_channel(struct qeth_channel *channel)
  3087. {
  3088. unsigned long flags;
  3089. struct qeth_card *card;
  3090. int rc;
  3091. QETH_DBF_TEXT(trace,3,"clearch");
  3092. card = CARD_FROM_CDEV(channel->ccwdev);
  3093. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3094. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3095. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3096. if (rc)
  3097. return rc;
  3098. rc = wait_event_interruptible_timeout(card->wait_q,
  3099. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3100. if (rc == -ERESTARTSYS)
  3101. return rc;
  3102. if (channel->state != CH_STATE_STOPPED)
  3103. return -ETIME;
  3104. channel->state = CH_STATE_DOWN;
  3105. return 0;
  3106. }
  3107. static int
  3108. qeth_halt_channel(struct qeth_channel *channel)
  3109. {
  3110. unsigned long flags;
  3111. struct qeth_card *card;
  3112. int rc;
  3113. QETH_DBF_TEXT(trace,3,"haltch");
  3114. card = CARD_FROM_CDEV(channel->ccwdev);
  3115. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3116. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3117. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3118. if (rc)
  3119. return rc;
  3120. rc = wait_event_interruptible_timeout(card->wait_q,
  3121. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3122. if (rc == -ERESTARTSYS)
  3123. return rc;
  3124. if (channel->state != CH_STATE_HALTED)
  3125. return -ETIME;
  3126. return 0;
  3127. }
  3128. static int
  3129. qeth_halt_channels(struct qeth_card *card)
  3130. {
  3131. int rc1 = 0, rc2=0, rc3 = 0;
  3132. QETH_DBF_TEXT(trace,3,"haltchs");
  3133. rc1 = qeth_halt_channel(&card->read);
  3134. rc2 = qeth_halt_channel(&card->write);
  3135. rc3 = qeth_halt_channel(&card->data);
  3136. if (rc1)
  3137. return rc1;
  3138. if (rc2)
  3139. return rc2;
  3140. return rc3;
  3141. }
  3142. static int
  3143. qeth_clear_channels(struct qeth_card *card)
  3144. {
  3145. int rc1 = 0, rc2=0, rc3 = 0;
  3146. QETH_DBF_TEXT(trace,3,"clearchs");
  3147. rc1 = qeth_clear_channel(&card->read);
  3148. rc2 = qeth_clear_channel(&card->write);
  3149. rc3 = qeth_clear_channel(&card->data);
  3150. if (rc1)
  3151. return rc1;
  3152. if (rc2)
  3153. return rc2;
  3154. return rc3;
  3155. }
  3156. static int
  3157. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3158. {
  3159. int rc = 0;
  3160. QETH_DBF_TEXT(trace,3,"clhacrd");
  3161. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3162. if (halt)
  3163. rc = qeth_halt_channels(card);
  3164. if (rc)
  3165. return rc;
  3166. return qeth_clear_channels(card);
  3167. }
  3168. static int
  3169. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3170. {
  3171. int rc = 0;
  3172. QETH_DBF_TEXT(trace,3,"qdioclr");
  3173. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3174. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3175. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3176. QDIO_FLAG_CLEANUP_USING_HALT :
  3177. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3178. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3179. card->qdio.state = QETH_QDIO_ALLOCATED;
  3180. }
  3181. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3182. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3183. card->state = CARD_STATE_DOWN;
  3184. return rc;
  3185. }
  3186. static int
  3187. qeth_dm_act(struct qeth_card *card)
  3188. {
  3189. int rc;
  3190. struct qeth_cmd_buffer *iob;
  3191. QETH_DBF_TEXT(setup,2,"dmact");
  3192. iob = qeth_wait_for_buffer(&card->write);
  3193. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3194. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3195. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3196. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3197. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3198. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3199. return rc;
  3200. }
  3201. static int
  3202. qeth_mpc_initialize(struct qeth_card *card)
  3203. {
  3204. int rc;
  3205. QETH_DBF_TEXT(setup,2,"mpcinit");
  3206. if ((rc = qeth_issue_next_read(card))){
  3207. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3208. return rc;
  3209. }
  3210. if ((rc = qeth_cm_enable(card))){
  3211. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3212. goto out_qdio;
  3213. }
  3214. if ((rc = qeth_cm_setup(card))){
  3215. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3216. goto out_qdio;
  3217. }
  3218. if ((rc = qeth_ulp_enable(card))){
  3219. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3220. goto out_qdio;
  3221. }
  3222. if ((rc = qeth_ulp_setup(card))){
  3223. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3224. goto out_qdio;
  3225. }
  3226. if ((rc = qeth_alloc_qdio_buffers(card))){
  3227. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3228. goto out_qdio;
  3229. }
  3230. if ((rc = qeth_qdio_establish(card))){
  3231. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3232. qeth_free_qdio_buffers(card);
  3233. goto out_qdio;
  3234. }
  3235. if ((rc = qeth_qdio_activate(card))){
  3236. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3237. goto out_qdio;
  3238. }
  3239. if ((rc = qeth_dm_act(card))){
  3240. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3241. goto out_qdio;
  3242. }
  3243. return 0;
  3244. out_qdio:
  3245. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3246. return rc;
  3247. }
  3248. static struct net_device *
  3249. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3250. {
  3251. struct net_device *dev = NULL;
  3252. switch (type) {
  3253. case QETH_CARD_TYPE_OSAE:
  3254. switch (linktype) {
  3255. case QETH_LINK_TYPE_LANE_TR:
  3256. case QETH_LINK_TYPE_HSTR:
  3257. #ifdef CONFIG_TR
  3258. dev = alloc_trdev(0);
  3259. #endif /* CONFIG_TR */
  3260. break;
  3261. default:
  3262. dev = alloc_etherdev(0);
  3263. }
  3264. break;
  3265. case QETH_CARD_TYPE_IQD:
  3266. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3267. break;
  3268. case QETH_CARD_TYPE_OSN:
  3269. dev = alloc_netdev(0, "osn%d", ether_setup);
  3270. break;
  3271. default:
  3272. dev = alloc_etherdev(0);
  3273. }
  3274. return dev;
  3275. }
  3276. /*hard_header fake function; used in case fake_ll is set */
  3277. static int
  3278. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3279. unsigned short type, void *daddr, void *saddr,
  3280. unsigned len)
  3281. {
  3282. if(dev->type == ARPHRD_IEEE802_TR){
  3283. struct trh_hdr *hdr;
  3284. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3285. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3286. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3287. return QETH_FAKE_LL_LEN_TR;
  3288. } else {
  3289. struct ethhdr *hdr;
  3290. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3291. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3292. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3293. if (type != ETH_P_802_3)
  3294. hdr->h_proto = htons(type);
  3295. else
  3296. hdr->h_proto = htons(len);
  3297. return QETH_FAKE_LL_LEN_ETH;
  3298. }
  3299. }
  3300. static inline int
  3301. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3302. static int
  3303. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3304. {
  3305. int rc;
  3306. struct qeth_card *card;
  3307. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3308. card = (struct qeth_card *)dev->priv;
  3309. if (skb==NULL) {
  3310. card->stats.tx_dropped++;
  3311. card->stats.tx_errors++;
  3312. /* return OK; otherwise ksoftirqd goes to 100% */
  3313. return NETDEV_TX_OK;
  3314. }
  3315. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3316. card->stats.tx_dropped++;
  3317. card->stats.tx_errors++;
  3318. card->stats.tx_carrier_errors++;
  3319. dev_kfree_skb_any(skb);
  3320. /* return OK; otherwise ksoftirqd goes to 100% */
  3321. return NETDEV_TX_OK;
  3322. }
  3323. #ifdef CONFIG_QETH_PERF_STATS
  3324. card->perf_stats.outbound_cnt++;
  3325. card->perf_stats.outbound_start_time = qeth_get_micros();
  3326. #endif
  3327. netif_stop_queue(dev);
  3328. if ((rc = qeth_send_packet(card, skb))) {
  3329. if (rc == -EBUSY) {
  3330. return NETDEV_TX_BUSY;
  3331. } else {
  3332. card->stats.tx_errors++;
  3333. card->stats.tx_dropped++;
  3334. dev_kfree_skb_any(skb);
  3335. /*set to OK; otherwise ksoftirqd goes to 100% */
  3336. rc = NETDEV_TX_OK;
  3337. }
  3338. }
  3339. netif_wake_queue(dev);
  3340. #ifdef CONFIG_QETH_PERF_STATS
  3341. card->perf_stats.outbound_time += qeth_get_micros() -
  3342. card->perf_stats.outbound_start_time;
  3343. #endif
  3344. return rc;
  3345. }
  3346. static int
  3347. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3348. {
  3349. int rc = 0;
  3350. #ifdef CONFIG_QETH_VLAN
  3351. struct vlan_group *vg;
  3352. int i;
  3353. if (!(vg = card->vlangrp))
  3354. return rc;
  3355. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3356. if (vg->vlan_devices[i] == dev){
  3357. rc = QETH_VLAN_CARD;
  3358. break;
  3359. }
  3360. }
  3361. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3362. return 0;
  3363. #endif
  3364. return rc;
  3365. }
  3366. static int
  3367. qeth_verify_dev(struct net_device *dev)
  3368. {
  3369. struct qeth_card *card;
  3370. unsigned long flags;
  3371. int rc = 0;
  3372. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3373. list_for_each_entry(card, &qeth_card_list.list, list){
  3374. if (card->dev == dev){
  3375. rc = QETH_REAL_CARD;
  3376. break;
  3377. }
  3378. rc = qeth_verify_vlan_dev(dev, card);
  3379. if (rc)
  3380. break;
  3381. }
  3382. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3383. return rc;
  3384. }
  3385. static struct qeth_card *
  3386. qeth_get_card_from_dev(struct net_device *dev)
  3387. {
  3388. struct qeth_card *card = NULL;
  3389. int rc;
  3390. rc = qeth_verify_dev(dev);
  3391. if (rc == QETH_REAL_CARD)
  3392. card = (struct qeth_card *)dev->priv;
  3393. else if (rc == QETH_VLAN_CARD)
  3394. card = (struct qeth_card *)
  3395. VLAN_DEV_INFO(dev)->real_dev->priv;
  3396. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3397. return card ;
  3398. }
  3399. static void
  3400. qeth_tx_timeout(struct net_device *dev)
  3401. {
  3402. struct qeth_card *card;
  3403. card = (struct qeth_card *) dev->priv;
  3404. card->stats.tx_errors++;
  3405. qeth_schedule_recovery(card);
  3406. }
  3407. static int
  3408. qeth_open(struct net_device *dev)
  3409. {
  3410. struct qeth_card *card;
  3411. QETH_DBF_TEXT(trace, 4, "qethopen");
  3412. card = (struct qeth_card *) dev->priv;
  3413. if (card->state != CARD_STATE_SOFTSETUP)
  3414. return -ENODEV;
  3415. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3416. (card->options.layer2) &&
  3417. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3418. QETH_DBF_TEXT(trace,4,"nomacadr");
  3419. return -EPERM;
  3420. }
  3421. card->dev->flags |= IFF_UP;
  3422. netif_start_queue(dev);
  3423. card->data.state = CH_STATE_UP;
  3424. card->state = CARD_STATE_UP;
  3425. if (!card->lan_online && netif_carrier_ok(dev))
  3426. netif_carrier_off(dev);
  3427. return 0;
  3428. }
  3429. static int
  3430. qeth_stop(struct net_device *dev)
  3431. {
  3432. struct qeth_card *card;
  3433. QETH_DBF_TEXT(trace, 4, "qethstop");
  3434. card = (struct qeth_card *) dev->priv;
  3435. netif_stop_queue(dev);
  3436. card->dev->flags &= ~IFF_UP;
  3437. if (card->state == CARD_STATE_UP)
  3438. card->state = CARD_STATE_SOFTSETUP;
  3439. return 0;
  3440. }
  3441. static inline int
  3442. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3443. {
  3444. int cast_type = RTN_UNSPEC;
  3445. if (card->info.type == QETH_CARD_TYPE_OSN)
  3446. return cast_type;
  3447. if (skb->dst && skb->dst->neighbour){
  3448. cast_type = skb->dst->neighbour->type;
  3449. if ((cast_type == RTN_BROADCAST) ||
  3450. (cast_type == RTN_MULTICAST) ||
  3451. (cast_type == RTN_ANYCAST))
  3452. return cast_type;
  3453. else
  3454. return RTN_UNSPEC;
  3455. }
  3456. /* try something else */
  3457. if (skb->protocol == ETH_P_IPV6)
  3458. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3459. else if (skb->protocol == ETH_P_IP)
  3460. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3461. /* ... */
  3462. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3463. return RTN_BROADCAST;
  3464. else {
  3465. u16 hdr_mac;
  3466. hdr_mac = *((u16 *)skb->data);
  3467. /* tr multicast? */
  3468. switch (card->info.link_type) {
  3469. case QETH_LINK_TYPE_HSTR:
  3470. case QETH_LINK_TYPE_LANE_TR:
  3471. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3472. (hdr_mac == QETH_TR_MAC_C))
  3473. return RTN_MULTICAST;
  3474. break;
  3475. /* eth or so multicast? */
  3476. default:
  3477. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3478. (hdr_mac == QETH_ETH_MAC_V6))
  3479. return RTN_MULTICAST;
  3480. }
  3481. }
  3482. return cast_type;
  3483. }
  3484. static inline int
  3485. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3486. int ipv, int cast_type)
  3487. {
  3488. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3489. return card->qdio.default_out_queue;
  3490. switch (card->qdio.no_out_queues) {
  3491. case 4:
  3492. if (cast_type && card->info.is_multicast_different)
  3493. return card->info.is_multicast_different &
  3494. (card->qdio.no_out_queues - 1);
  3495. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3496. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3497. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3498. return 3;
  3499. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3500. return 2;
  3501. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3502. return 1;
  3503. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3504. return 0;
  3505. }
  3506. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3507. return 3 - (skb->nh.iph->tos >> 6);
  3508. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3509. /* TODO: IPv6!!! */
  3510. }
  3511. return card->qdio.default_out_queue;
  3512. case 1: /* fallthrough for single-out-queue 1920-device */
  3513. default:
  3514. return card->qdio.default_out_queue;
  3515. }
  3516. }
  3517. static inline int
  3518. qeth_get_ip_version(struct sk_buff *skb)
  3519. {
  3520. switch (skb->protocol) {
  3521. case ETH_P_IPV6:
  3522. return 6;
  3523. case ETH_P_IP:
  3524. return 4;
  3525. default:
  3526. return 0;
  3527. }
  3528. }
  3529. static inline int
  3530. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3531. struct qeth_hdr **hdr, int ipv)
  3532. {
  3533. int rc = 0;
  3534. #ifdef CONFIG_QETH_VLAN
  3535. u16 *tag;
  3536. #endif
  3537. QETH_DBF_TEXT(trace, 6, "prepskb");
  3538. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3539. *hdr = (struct qeth_hdr *)(*skb)->data;
  3540. return rc;
  3541. }
  3542. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3543. if (rc)
  3544. return rc;
  3545. #ifdef CONFIG_QETH_VLAN
  3546. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3547. ((ipv == 6) || card->options.layer2) ) {
  3548. /*
  3549. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3550. * to the beginning of the new header. We are using three
  3551. * memcpys instead of one memmove to save cycles.
  3552. */
  3553. skb_push(*skb, VLAN_HLEN);
  3554. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3555. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3556. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3557. tag = (u16 *)((*skb)->data + 12);
  3558. /*
  3559. * first two bytes = ETH_P_8021Q (0x8100)
  3560. * second two bytes = VLANID
  3561. */
  3562. *tag = __constant_htons(ETH_P_8021Q);
  3563. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3564. }
  3565. #endif
  3566. *hdr = (struct qeth_hdr *)
  3567. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3568. if (hdr == NULL)
  3569. return -EINVAL;
  3570. return 0;
  3571. }
  3572. static inline u8
  3573. qeth_get_qeth_hdr_flags4(int cast_type)
  3574. {
  3575. if (cast_type == RTN_MULTICAST)
  3576. return QETH_CAST_MULTICAST;
  3577. if (cast_type == RTN_BROADCAST)
  3578. return QETH_CAST_BROADCAST;
  3579. return QETH_CAST_UNICAST;
  3580. }
  3581. static inline u8
  3582. qeth_get_qeth_hdr_flags6(int cast_type)
  3583. {
  3584. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3585. if (cast_type == RTN_MULTICAST)
  3586. return ct | QETH_CAST_MULTICAST;
  3587. if (cast_type == RTN_ANYCAST)
  3588. return ct | QETH_CAST_ANYCAST;
  3589. if (cast_type == RTN_BROADCAST)
  3590. return ct | QETH_CAST_BROADCAST;
  3591. return ct | QETH_CAST_UNICAST;
  3592. }
  3593. static inline void
  3594. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3595. struct sk_buff *skb)
  3596. {
  3597. __u16 hdr_mac;
  3598. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3599. skb->dev->broadcast,6)) { /* broadcast? */
  3600. *(__u32 *)hdr->hdr.l2.flags |=
  3601. QETH_LAYER2_FLAG_BROADCAST << 8;
  3602. return;
  3603. }
  3604. hdr_mac=*((__u16*)skb->data);
  3605. /* tr multicast? */
  3606. switch (card->info.link_type) {
  3607. case QETH_LINK_TYPE_HSTR:
  3608. case QETH_LINK_TYPE_LANE_TR:
  3609. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3610. (hdr_mac == QETH_TR_MAC_C) )
  3611. *(__u32 *)hdr->hdr.l2.flags |=
  3612. QETH_LAYER2_FLAG_MULTICAST << 8;
  3613. else
  3614. *(__u32 *)hdr->hdr.l2.flags |=
  3615. QETH_LAYER2_FLAG_UNICAST << 8;
  3616. break;
  3617. /* eth or so multicast? */
  3618. default:
  3619. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3620. (hdr_mac==QETH_ETH_MAC_V6) )
  3621. *(__u32 *)hdr->hdr.l2.flags |=
  3622. QETH_LAYER2_FLAG_MULTICAST << 8;
  3623. else
  3624. *(__u32 *)hdr->hdr.l2.flags |=
  3625. QETH_LAYER2_FLAG_UNICAST << 8;
  3626. }
  3627. }
  3628. static inline void
  3629. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3630. struct sk_buff *skb, int cast_type)
  3631. {
  3632. memset(hdr, 0, sizeof(struct qeth_hdr));
  3633. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3634. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3635. if (cast_type==RTN_MULTICAST)
  3636. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3637. else if (cast_type==RTN_BROADCAST)
  3638. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3639. else
  3640. qeth_layer2_get_packet_type(card, hdr, skb);
  3641. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3642. #ifdef CONFIG_QETH_VLAN
  3643. /* VSWITCH relies on the VLAN
  3644. * information to be present in
  3645. * the QDIO header */
  3646. if ((card->vlangrp != NULL) &&
  3647. vlan_tx_tag_present(skb)) {
  3648. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3649. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3650. }
  3651. #endif
  3652. }
  3653. void
  3654. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3655. struct sk_buff *skb, int ipv, int cast_type)
  3656. {
  3657. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3658. memset(hdr, 0, sizeof(struct qeth_hdr));
  3659. if (card->options.layer2) {
  3660. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3661. return;
  3662. }
  3663. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3664. hdr->hdr.l3.ext_flags = 0;
  3665. #ifdef CONFIG_QETH_VLAN
  3666. /*
  3667. * before we're going to overwrite this location with next hop ip.
  3668. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3669. */
  3670. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3671. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3672. QETH_HDR_EXT_VLAN_FRAME :
  3673. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3674. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3675. }
  3676. #endif /* CONFIG_QETH_VLAN */
  3677. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3678. if (ipv == 4) { /* IPv4 */
  3679. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3680. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3681. if ((skb->dst) && (skb->dst->neighbour)) {
  3682. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3683. *((u32 *) skb->dst->neighbour->primary_key);
  3684. } else {
  3685. /* fill in destination address used in ip header */
  3686. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3687. }
  3688. } else if (ipv == 6) { /* IPv6 or passthru */
  3689. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3690. if ((skb->dst) && (skb->dst->neighbour)) {
  3691. memcpy(hdr->hdr.l3.dest_addr,
  3692. skb->dst->neighbour->primary_key, 16);
  3693. } else {
  3694. /* fill in destination address used in ip header */
  3695. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3696. }
  3697. } else { /* passthrough */
  3698. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3699. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3700. sizeof(__u16), skb->dev->broadcast, 6)) {
  3701. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3702. QETH_HDR_PASSTHRU;
  3703. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3704. skb->dev->broadcast, 6)) { /* broadcast? */
  3705. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3706. QETH_HDR_PASSTHRU;
  3707. } else {
  3708. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3709. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3710. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3711. }
  3712. }
  3713. }
  3714. static inline void
  3715. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3716. int is_tso, int *next_element_to_fill)
  3717. {
  3718. int length = skb->len;
  3719. int length_here;
  3720. int element;
  3721. char *data;
  3722. int first_lap ;
  3723. element = *next_element_to_fill;
  3724. data = skb->data;
  3725. first_lap = (is_tso == 0 ? 1 : 0);
  3726. while (length > 0) {
  3727. /* length_here is the remaining amount of data in this page */
  3728. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3729. if (length < length_here)
  3730. length_here = length;
  3731. buffer->element[element].addr = data;
  3732. buffer->element[element].length = length_here;
  3733. length -= length_here;
  3734. if (!length) {
  3735. if (first_lap)
  3736. buffer->element[element].flags = 0;
  3737. else
  3738. buffer->element[element].flags =
  3739. SBAL_FLAGS_LAST_FRAG;
  3740. } else {
  3741. if (first_lap)
  3742. buffer->element[element].flags =
  3743. SBAL_FLAGS_FIRST_FRAG;
  3744. else
  3745. buffer->element[element].flags =
  3746. SBAL_FLAGS_MIDDLE_FRAG;
  3747. }
  3748. data += length_here;
  3749. element++;
  3750. first_lap = 0;
  3751. }
  3752. *next_element_to_fill = element;
  3753. }
  3754. static inline int
  3755. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3756. struct qeth_qdio_out_buffer *buf,
  3757. struct sk_buff *skb)
  3758. {
  3759. struct qdio_buffer *buffer;
  3760. struct qeth_hdr_tso *hdr;
  3761. int flush_cnt = 0, hdr_len, large_send = 0;
  3762. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3763. buffer = buf->buffer;
  3764. atomic_inc(&skb->users);
  3765. skb_queue_tail(&buf->skb_list, skb);
  3766. hdr = (struct qeth_hdr_tso *) skb->data;
  3767. /*check first on TSO ....*/
  3768. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3769. int element = buf->next_element_to_fill;
  3770. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3771. /*fill first buffer entry only with header information */
  3772. buffer->element[element].addr = skb->data;
  3773. buffer->element[element].length = hdr_len;
  3774. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3775. buf->next_element_to_fill++;
  3776. skb->data += hdr_len;
  3777. skb->len -= hdr_len;
  3778. large_send = 1;
  3779. }
  3780. if (skb_shinfo(skb)->nr_frags == 0)
  3781. __qeth_fill_buffer(skb, buffer, large_send,
  3782. (int *)&buf->next_element_to_fill);
  3783. else
  3784. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3785. (int *)&buf->next_element_to_fill);
  3786. if (!queue->do_pack) {
  3787. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3788. /* set state to PRIMED -> will be flushed */
  3789. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3790. flush_cnt = 1;
  3791. } else {
  3792. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3793. #ifdef CONFIG_QETH_PERF_STATS
  3794. queue->card->perf_stats.skbs_sent_pack++;
  3795. #endif
  3796. if (buf->next_element_to_fill >=
  3797. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3798. /*
  3799. * packed buffer if full -> set state PRIMED
  3800. * -> will be flushed
  3801. */
  3802. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3803. flush_cnt = 1;
  3804. }
  3805. }
  3806. return flush_cnt;
  3807. }
  3808. static inline int
  3809. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3810. struct sk_buff *skb, struct qeth_hdr *hdr,
  3811. int elements_needed,
  3812. struct qeth_eddp_context *ctx)
  3813. {
  3814. struct qeth_qdio_out_buffer *buffer;
  3815. int buffers_needed = 0;
  3816. int flush_cnt = 0;
  3817. int index;
  3818. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3819. /* spin until we get the queue ... */
  3820. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3821. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3822. /* ... now we've got the queue */
  3823. index = queue->next_buf_to_fill;
  3824. buffer = &queue->bufs[queue->next_buf_to_fill];
  3825. /*
  3826. * check if buffer is empty to make sure that we do not 'overtake'
  3827. * ourselves and try to fill a buffer that is already primed
  3828. */
  3829. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3830. card->stats.tx_dropped++;
  3831. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3832. return -EBUSY;
  3833. }
  3834. if (ctx == NULL)
  3835. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3836. QDIO_MAX_BUFFERS_PER_Q;
  3837. else {
  3838. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3839. if (buffers_needed < 0) {
  3840. card->stats.tx_dropped++;
  3841. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3842. return -EBUSY;
  3843. }
  3844. queue->next_buf_to_fill =
  3845. (queue->next_buf_to_fill + buffers_needed) %
  3846. QDIO_MAX_BUFFERS_PER_Q;
  3847. }
  3848. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3849. if (ctx == NULL) {
  3850. qeth_fill_buffer(queue, buffer, skb);
  3851. qeth_flush_buffers(queue, 0, index, 1);
  3852. } else {
  3853. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3854. WARN_ON(buffers_needed != flush_cnt);
  3855. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3856. }
  3857. return 0;
  3858. }
  3859. static inline int
  3860. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3861. struct sk_buff *skb, struct qeth_hdr *hdr,
  3862. int elements_needed, struct qeth_eddp_context *ctx)
  3863. {
  3864. struct qeth_qdio_out_buffer *buffer;
  3865. int start_index;
  3866. int flush_count = 0;
  3867. int do_pack = 0;
  3868. int tmp;
  3869. int rc = 0;
  3870. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3871. /* spin until we get the queue ... */
  3872. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3873. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3874. start_index = queue->next_buf_to_fill;
  3875. buffer = &queue->bufs[queue->next_buf_to_fill];
  3876. /*
  3877. * check if buffer is empty to make sure that we do not 'overtake'
  3878. * ourselves and try to fill a buffer that is already primed
  3879. */
  3880. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3881. card->stats.tx_dropped++;
  3882. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3883. return -EBUSY;
  3884. }
  3885. /* check if we need to switch packing state of this queue */
  3886. qeth_switch_to_packing_if_needed(queue);
  3887. if (queue->do_pack){
  3888. do_pack = 1;
  3889. if (ctx == NULL) {
  3890. /* does packet fit in current buffer? */
  3891. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3892. buffer->next_element_to_fill) < elements_needed){
  3893. /* ... no -> set state PRIMED */
  3894. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3895. flush_count++;
  3896. queue->next_buf_to_fill =
  3897. (queue->next_buf_to_fill + 1) %
  3898. QDIO_MAX_BUFFERS_PER_Q;
  3899. buffer = &queue->bufs[queue->next_buf_to_fill];
  3900. /* we did a step forward, so check buffer state
  3901. * again */
  3902. if (atomic_read(&buffer->state) !=
  3903. QETH_QDIO_BUF_EMPTY){
  3904. card->stats.tx_dropped++;
  3905. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3906. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3907. return -EBUSY;
  3908. }
  3909. }
  3910. } else {
  3911. /* check if we have enough elements (including following
  3912. * free buffers) to handle eddp context */
  3913. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3914. printk("eddp tx_dropped 1\n");
  3915. card->stats.tx_dropped++;
  3916. rc = -EBUSY;
  3917. goto out;
  3918. }
  3919. }
  3920. }
  3921. if (ctx == NULL)
  3922. tmp = qeth_fill_buffer(queue, buffer, skb);
  3923. else {
  3924. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3925. if (tmp < 0) {
  3926. printk("eddp tx_dropped 2\n");
  3927. card->stats.tx_dropped++;
  3928. rc = - EBUSY;
  3929. goto out;
  3930. }
  3931. }
  3932. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3933. QDIO_MAX_BUFFERS_PER_Q;
  3934. flush_count += tmp;
  3935. out:
  3936. if (flush_count)
  3937. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3938. else if (!atomic_read(&queue->set_pci_flags_count))
  3939. atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3940. /*
  3941. * queue->state will go from LOCKED -> UNLOCKED or from
  3942. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3943. * (switch packing state or flush buffer to get another pci flag out).
  3944. * In that case we will enter this loop
  3945. */
  3946. while (atomic_dec_return(&queue->state)){
  3947. flush_count = 0;
  3948. start_index = queue->next_buf_to_fill;
  3949. /* check if we can go back to non-packing state */
  3950. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3951. /*
  3952. * check if we need to flush a packing buffer to get a pci
  3953. * flag out on the queue
  3954. */
  3955. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3956. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3957. if (flush_count)
  3958. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3959. }
  3960. /* at this point the queue is UNLOCKED again */
  3961. #ifdef CONFIG_QETH_PERF_STATS
  3962. if (do_pack)
  3963. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3964. #endif /* CONFIG_QETH_PERF_STATS */
  3965. return rc;
  3966. }
  3967. static inline int
  3968. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3969. struct sk_buff *skb, int elems)
  3970. {
  3971. int elements_needed = 0;
  3972. if (skb_shinfo(skb)->nr_frags > 0) {
  3973. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3974. }
  3975. if (elements_needed == 0 )
  3976. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3977. + skb->len) >> PAGE_SHIFT);
  3978. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3979. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3980. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3981. (elements_needed+elems), skb->len);
  3982. return 0;
  3983. }
  3984. return elements_needed;
  3985. }
  3986. static inline int
  3987. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3988. {
  3989. int ipv = 0;
  3990. int cast_type;
  3991. struct qeth_qdio_out_q *queue;
  3992. struct qeth_hdr *hdr = NULL;
  3993. int elements_needed = 0;
  3994. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3995. struct qeth_eddp_context *ctx = NULL;
  3996. int tx_bytes = skb->len;
  3997. int rc;
  3998. QETH_DBF_TEXT(trace, 6, "sendpkt");
  3999. if (!card->options.layer2) {
  4000. ipv = qeth_get_ip_version(skb);
  4001. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  4002. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  4003. card->stats.tx_dropped++;
  4004. dev_kfree_skb_irq(skb);
  4005. return 0;
  4006. }
  4007. if(card->dev->type == ARPHRD_IEEE802_TR){
  4008. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  4009. } else {
  4010. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  4011. }
  4012. }
  4013. }
  4014. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4015. (skb->protocol == htons(ETH_P_IPV6))) {
  4016. dev_kfree_skb_any(skb);
  4017. return 0;
  4018. }
  4019. cast_type = qeth_get_cast_type(card, skb);
  4020. if ((cast_type == RTN_BROADCAST) &&
  4021. (card->info.broadcast_capable == 0)){
  4022. card->stats.tx_dropped++;
  4023. card->stats.tx_errors++;
  4024. dev_kfree_skb_any(skb);
  4025. return NETDEV_TX_OK;
  4026. }
  4027. queue = card->qdio.out_qs
  4028. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4029. if (skb_shinfo(skb)->tso_size)
  4030. large_send = card->options.large_send;
  4031. /*are we able to do TSO ? If so ,prepare and send it from here */
  4032. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4033. (cast_type == RTN_UNSPEC)) {
  4034. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  4035. if (rc) {
  4036. card->stats.tx_dropped++;
  4037. card->stats.tx_errors++;
  4038. dev_kfree_skb_any(skb);
  4039. return NETDEV_TX_OK;
  4040. }
  4041. elements_needed++;
  4042. } else {
  4043. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  4044. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  4045. return rc;
  4046. }
  4047. if (card->info.type != QETH_CARD_TYPE_OSN)
  4048. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  4049. }
  4050. if (large_send == QETH_LARGE_SEND_EDDP) {
  4051. ctx = qeth_eddp_create_context(card, skb, hdr);
  4052. if (ctx == NULL) {
  4053. PRINT_WARN("could not create eddp context\n");
  4054. return -EINVAL;
  4055. }
  4056. } else {
  4057. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  4058. elements_needed);
  4059. if (!elems)
  4060. return -EINVAL;
  4061. elements_needed += elems;
  4062. }
  4063. if (card->info.type != QETH_CARD_TYPE_IQD)
  4064. rc = qeth_do_send_packet(card, queue, skb, hdr,
  4065. elements_needed, ctx);
  4066. else
  4067. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  4068. elements_needed, ctx);
  4069. if (!rc){
  4070. card->stats.tx_packets++;
  4071. card->stats.tx_bytes += tx_bytes;
  4072. #ifdef CONFIG_QETH_PERF_STATS
  4073. if (skb_shinfo(skb)->tso_size &&
  4074. !(large_send == QETH_LARGE_SEND_NO)) {
  4075. card->perf_stats.large_send_bytes += skb->len;
  4076. card->perf_stats.large_send_cnt++;
  4077. }
  4078. if (skb_shinfo(skb)->nr_frags > 0){
  4079. card->perf_stats.sg_skbs_sent++;
  4080. /* nr_frags + skb->data */
  4081. card->perf_stats.sg_frags_sent +=
  4082. skb_shinfo(skb)->nr_frags + 1;
  4083. }
  4084. #endif /* CONFIG_QETH_PERF_STATS */
  4085. }
  4086. if (ctx != NULL) {
  4087. /* drop creator's reference */
  4088. qeth_eddp_put_context(ctx);
  4089. /* free skb; it's not referenced by a buffer */
  4090. if (rc == 0)
  4091. dev_kfree_skb_any(skb);
  4092. }
  4093. return rc;
  4094. }
  4095. static int
  4096. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4097. {
  4098. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4099. int rc = 0;
  4100. switch(regnum){
  4101. case MII_BMCR: /* Basic mode control register */
  4102. rc = BMCR_FULLDPLX;
  4103. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4104. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4105. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4106. rc |= BMCR_SPEED100;
  4107. break;
  4108. case MII_BMSR: /* Basic mode status register */
  4109. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4110. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4111. BMSR_100BASE4;
  4112. break;
  4113. case MII_PHYSID1: /* PHYS ID 1 */
  4114. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4115. dev->dev_addr[2];
  4116. rc = (rc >> 5) & 0xFFFF;
  4117. break;
  4118. case MII_PHYSID2: /* PHYS ID 2 */
  4119. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4120. break;
  4121. case MII_ADVERTISE: /* Advertisement control reg */
  4122. rc = ADVERTISE_ALL;
  4123. break;
  4124. case MII_LPA: /* Link partner ability reg */
  4125. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4126. LPA_100BASE4 | LPA_LPACK;
  4127. break;
  4128. case MII_EXPANSION: /* Expansion register */
  4129. break;
  4130. case MII_DCOUNTER: /* disconnect counter */
  4131. break;
  4132. case MII_FCSCOUNTER: /* false carrier counter */
  4133. break;
  4134. case MII_NWAYTEST: /* N-way auto-neg test register */
  4135. break;
  4136. case MII_RERRCOUNTER: /* rx error counter */
  4137. rc = card->stats.rx_errors;
  4138. break;
  4139. case MII_SREVISION: /* silicon revision */
  4140. break;
  4141. case MII_RESV1: /* reserved 1 */
  4142. break;
  4143. case MII_LBRERROR: /* loopback, rx, bypass error */
  4144. break;
  4145. case MII_PHYADDR: /* physical address */
  4146. break;
  4147. case MII_RESV2: /* reserved 2 */
  4148. break;
  4149. case MII_TPISTATUS: /* TPI status for 10mbps */
  4150. break;
  4151. case MII_NCONFIG: /* network interface config */
  4152. break;
  4153. default:
  4154. break;
  4155. }
  4156. return rc;
  4157. }
  4158. static inline const char *
  4159. qeth_arp_get_error_cause(int *rc)
  4160. {
  4161. switch (*rc) {
  4162. case QETH_IPA_ARP_RC_FAILED:
  4163. *rc = -EIO;
  4164. return "operation failed";
  4165. case QETH_IPA_ARP_RC_NOTSUPP:
  4166. *rc = -EOPNOTSUPP;
  4167. return "operation not supported";
  4168. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4169. *rc = -EINVAL;
  4170. return "argument out of range";
  4171. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4172. *rc = -EOPNOTSUPP;
  4173. return "query operation not supported";
  4174. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4175. *rc = -ENOENT;
  4176. return "no query data available";
  4177. default:
  4178. return "unknown error";
  4179. }
  4180. }
  4181. static int
  4182. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4183. __u16, long);
  4184. static int
  4185. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4186. {
  4187. int tmp;
  4188. int rc;
  4189. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4190. /*
  4191. * currently GuestLAN only supports the ARP assist function
  4192. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4193. * thus we say EOPNOTSUPP for this ARP function
  4194. */
  4195. if (card->info.guestlan)
  4196. return -EOPNOTSUPP;
  4197. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4198. PRINT_WARN("ARP processing not supported "
  4199. "on %s!\n", QETH_CARD_IFNAME(card));
  4200. return -EOPNOTSUPP;
  4201. }
  4202. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4203. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4204. no_entries);
  4205. if (rc) {
  4206. tmp = rc;
  4207. PRINT_WARN("Could not set number of ARP entries on %s: "
  4208. "%s (0x%x/%d)\n",
  4209. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4210. tmp, tmp);
  4211. }
  4212. return rc;
  4213. }
  4214. static inline void
  4215. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4216. struct qeth_arp_query_data *qdata,
  4217. int entry_size, int uentry_size)
  4218. {
  4219. char *entry_ptr;
  4220. char *uentry_ptr;
  4221. int i;
  4222. entry_ptr = (char *)&qdata->data;
  4223. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4224. for (i = 0; i < qdata->no_entries; ++i){
  4225. /* strip off 32 bytes "media specific information" */
  4226. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4227. entry_ptr += entry_size;
  4228. uentry_ptr += uentry_size;
  4229. }
  4230. }
  4231. static int
  4232. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4233. unsigned long data)
  4234. {
  4235. struct qeth_ipa_cmd *cmd;
  4236. struct qeth_arp_query_data *qdata;
  4237. struct qeth_arp_query_info *qinfo;
  4238. int entry_size;
  4239. int uentry_size;
  4240. int i;
  4241. QETH_DBF_TEXT(trace,4,"arpquecb");
  4242. qinfo = (struct qeth_arp_query_info *) reply->param;
  4243. cmd = (struct qeth_ipa_cmd *) data;
  4244. if (cmd->hdr.return_code) {
  4245. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4246. return 0;
  4247. }
  4248. if (cmd->data.setassparms.hdr.return_code) {
  4249. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4250. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4251. return 0;
  4252. }
  4253. qdata = &cmd->data.setassparms.data.query_arp;
  4254. switch(qdata->reply_bits){
  4255. case 5:
  4256. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4257. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4258. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4259. break;
  4260. case 7:
  4261. /* fall through to default */
  4262. default:
  4263. /* tr is the same as eth -> entry7 */
  4264. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4265. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4266. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4267. break;
  4268. }
  4269. /* check if there is enough room in userspace */
  4270. if ((qinfo->udata_len - qinfo->udata_offset) <
  4271. qdata->no_entries * uentry_size){
  4272. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4273. cmd->hdr.return_code = -ENOMEM;
  4274. PRINT_WARN("query ARP user space buffer is too small for "
  4275. "the returned number of ARP entries. "
  4276. "Aborting query!\n");
  4277. goto out_error;
  4278. }
  4279. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4280. cmd->data.setassparms.hdr.number_of_replies);
  4281. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4282. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4283. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4284. /* strip off "media specific information" */
  4285. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4286. uentry_size);
  4287. } else
  4288. /*copy entries to user buffer*/
  4289. memcpy(qinfo->udata + qinfo->udata_offset,
  4290. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4291. qinfo->no_entries += qdata->no_entries;
  4292. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4293. /* check if all replies received ... */
  4294. if (cmd->data.setassparms.hdr.seq_no <
  4295. cmd->data.setassparms.hdr.number_of_replies)
  4296. return 1;
  4297. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4298. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4299. * stripped entries from normal ones */
  4300. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4301. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4302. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4303. return 0;
  4304. out_error:
  4305. i = 0;
  4306. memcpy(qinfo->udata, &i, 4);
  4307. return 0;
  4308. }
  4309. static int
  4310. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4311. int len, int (*reply_cb)(struct qeth_card *,
  4312. struct qeth_reply *,
  4313. unsigned long),
  4314. void *reply_param)
  4315. {
  4316. QETH_DBF_TEXT(trace,4,"sendarp");
  4317. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4318. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4319. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4320. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4321. reply_cb, reply_param);
  4322. }
  4323. static int
  4324. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4325. int len, int (*reply_cb)(struct qeth_card *,
  4326. struct qeth_reply *,
  4327. unsigned long),
  4328. void *reply_param)
  4329. {
  4330. u16 s1, s2;
  4331. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4332. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4333. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4334. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4335. /* adjust PDU length fields in IPA_PDU_HEADER */
  4336. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4337. s2 = (u32) len;
  4338. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4339. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4340. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4341. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4342. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4343. reply_cb, reply_param);
  4344. }
  4345. static struct qeth_cmd_buffer *
  4346. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4347. __u16, __u16, enum qeth_prot_versions);
  4348. static int
  4349. qeth_arp_query(struct qeth_card *card, char *udata)
  4350. {
  4351. struct qeth_cmd_buffer *iob;
  4352. struct qeth_arp_query_info qinfo = {0, };
  4353. int tmp;
  4354. int rc;
  4355. QETH_DBF_TEXT(trace,3,"arpquery");
  4356. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4357. IPA_ARP_PROCESSING)) {
  4358. PRINT_WARN("ARP processing not supported "
  4359. "on %s!\n", QETH_CARD_IFNAME(card));
  4360. return -EOPNOTSUPP;
  4361. }
  4362. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4363. if (copy_from_user(&qinfo, udata, 6))
  4364. return -EFAULT;
  4365. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL)))
  4366. return -ENOMEM;
  4367. memset(qinfo.udata, 0, qinfo.udata_len);
  4368. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4369. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4370. IPA_CMD_ASS_ARP_QUERY_INFO,
  4371. sizeof(int),QETH_PROT_IPV4);
  4372. rc = qeth_send_ipa_arp_cmd(card, iob,
  4373. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4374. qeth_arp_query_cb, (void *)&qinfo);
  4375. if (rc) {
  4376. tmp = rc;
  4377. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4378. "(0x%x/%d)\n",
  4379. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4380. tmp, tmp);
  4381. copy_to_user(udata, qinfo.udata, 4);
  4382. } else {
  4383. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4384. }
  4385. kfree(qinfo.udata);
  4386. return rc;
  4387. }
  4388. /**
  4389. * SNMP command callback
  4390. */
  4391. static int
  4392. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4393. unsigned long sdata)
  4394. {
  4395. struct qeth_ipa_cmd *cmd;
  4396. struct qeth_arp_query_info *qinfo;
  4397. struct qeth_snmp_cmd *snmp;
  4398. unsigned char *data;
  4399. __u16 data_len;
  4400. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4401. cmd = (struct qeth_ipa_cmd *) sdata;
  4402. data = (unsigned char *)((char *)cmd - reply->offset);
  4403. qinfo = (struct qeth_arp_query_info *) reply->param;
  4404. snmp = &cmd->data.setadapterparms.data.snmp;
  4405. if (cmd->hdr.return_code) {
  4406. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4407. return 0;
  4408. }
  4409. if (cmd->data.setadapterparms.hdr.return_code) {
  4410. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4411. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4412. return 0;
  4413. }
  4414. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4415. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4416. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4417. else
  4418. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4419. /* check if there is enough room in userspace */
  4420. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4421. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4422. cmd->hdr.return_code = -ENOMEM;
  4423. return 0;
  4424. }
  4425. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4426. cmd->data.setadapterparms.hdr.used_total);
  4427. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4428. /*copy entries to user buffer*/
  4429. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4430. memcpy(qinfo->udata + qinfo->udata_offset,
  4431. (char *)snmp,
  4432. data_len + offsetof(struct qeth_snmp_cmd,data));
  4433. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4434. } else {
  4435. memcpy(qinfo->udata + qinfo->udata_offset,
  4436. (char *)&snmp->request, data_len);
  4437. }
  4438. qinfo->udata_offset += data_len;
  4439. /* check if all replies received ... */
  4440. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4441. cmd->data.setadapterparms.hdr.used_total);
  4442. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4443. cmd->data.setadapterparms.hdr.seq_no);
  4444. if (cmd->data.setadapterparms.hdr.seq_no <
  4445. cmd->data.setadapterparms.hdr.used_total)
  4446. return 1;
  4447. return 0;
  4448. }
  4449. static struct qeth_cmd_buffer *
  4450. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4451. enum qeth_prot_versions );
  4452. static struct qeth_cmd_buffer *
  4453. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4454. {
  4455. struct qeth_cmd_buffer *iob;
  4456. struct qeth_ipa_cmd *cmd;
  4457. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4458. QETH_PROT_IPV4);
  4459. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4460. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4461. cmd->data.setadapterparms.hdr.command_code = command;
  4462. cmd->data.setadapterparms.hdr.used_total = 1;
  4463. cmd->data.setadapterparms.hdr.seq_no = 1;
  4464. return iob;
  4465. }
  4466. /**
  4467. * function to send SNMP commands to OSA-E card
  4468. */
  4469. static int
  4470. qeth_snmp_command(struct qeth_card *card, char *udata)
  4471. {
  4472. struct qeth_cmd_buffer *iob;
  4473. struct qeth_ipa_cmd *cmd;
  4474. struct qeth_snmp_ureq *ureq;
  4475. int req_len;
  4476. struct qeth_arp_query_info qinfo = {0, };
  4477. int rc = 0;
  4478. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4479. if (card->info.guestlan)
  4480. return -EOPNOTSUPP;
  4481. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4482. (!card->options.layer2) ) {
  4483. PRINT_WARN("SNMP Query MIBS not supported "
  4484. "on %s!\n", QETH_CARD_IFNAME(card));
  4485. return -EOPNOTSUPP;
  4486. }
  4487. /* skip 4 bytes (data_len struct member) to get req_len */
  4488. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4489. return -EFAULT;
  4490. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4491. if (!ureq) {
  4492. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4493. return -ENOMEM;
  4494. }
  4495. if (copy_from_user(ureq, udata,
  4496. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4497. kfree(ureq);
  4498. return -EFAULT;
  4499. }
  4500. qinfo.udata_len = ureq->hdr.data_len;
  4501. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL))){
  4502. kfree(ureq);
  4503. return -ENOMEM;
  4504. }
  4505. memset(qinfo.udata, 0, qinfo.udata_len);
  4506. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4507. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4508. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4509. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4510. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4511. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4512. qeth_snmp_command_cb, (void *)&qinfo);
  4513. if (rc)
  4514. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4515. QETH_CARD_IFNAME(card), rc);
  4516. else
  4517. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4518. kfree(ureq);
  4519. kfree(qinfo.udata);
  4520. return rc;
  4521. }
  4522. static int
  4523. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4524. unsigned long);
  4525. static int
  4526. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4527. struct qeth_reply *reply,
  4528. unsigned long data);
  4529. static int
  4530. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4531. __u16, long,
  4532. int (*reply_cb)
  4533. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4534. void *reply_param);
  4535. static int
  4536. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4537. {
  4538. struct qeth_cmd_buffer *iob;
  4539. char buf[16];
  4540. int tmp;
  4541. int rc;
  4542. QETH_DBF_TEXT(trace,3,"arpadent");
  4543. /*
  4544. * currently GuestLAN only supports the ARP assist function
  4545. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4546. * thus we say EOPNOTSUPP for this ARP function
  4547. */
  4548. if (card->info.guestlan)
  4549. return -EOPNOTSUPP;
  4550. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4551. PRINT_WARN("ARP processing not supported "
  4552. "on %s!\n", QETH_CARD_IFNAME(card));
  4553. return -EOPNOTSUPP;
  4554. }
  4555. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4556. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4557. sizeof(struct qeth_arp_cache_entry),
  4558. QETH_PROT_IPV4);
  4559. rc = qeth_send_setassparms(card, iob,
  4560. sizeof(struct qeth_arp_cache_entry),
  4561. (unsigned long) entry,
  4562. qeth_default_setassparms_cb, NULL);
  4563. if (rc) {
  4564. tmp = rc;
  4565. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4566. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4567. "%s (0x%x/%d)\n",
  4568. buf, QETH_CARD_IFNAME(card),
  4569. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4570. }
  4571. return rc;
  4572. }
  4573. static int
  4574. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4575. {
  4576. struct qeth_cmd_buffer *iob;
  4577. char buf[16] = {0, };
  4578. int tmp;
  4579. int rc;
  4580. QETH_DBF_TEXT(trace,3,"arprment");
  4581. /*
  4582. * currently GuestLAN only supports the ARP assist function
  4583. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4584. * thus we say EOPNOTSUPP for this ARP function
  4585. */
  4586. if (card->info.guestlan)
  4587. return -EOPNOTSUPP;
  4588. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4589. PRINT_WARN("ARP processing not supported "
  4590. "on %s!\n", QETH_CARD_IFNAME(card));
  4591. return -EOPNOTSUPP;
  4592. }
  4593. memcpy(buf, entry, 12);
  4594. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4595. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4596. 12,
  4597. QETH_PROT_IPV4);
  4598. rc = qeth_send_setassparms(card, iob,
  4599. 12, (unsigned long)buf,
  4600. qeth_default_setassparms_cb, NULL);
  4601. if (rc) {
  4602. tmp = rc;
  4603. memset(buf, 0, 16);
  4604. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4605. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4606. "%s (0x%x/%d)\n",
  4607. buf, QETH_CARD_IFNAME(card),
  4608. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4609. }
  4610. return rc;
  4611. }
  4612. static int
  4613. qeth_arp_flush_cache(struct qeth_card *card)
  4614. {
  4615. int rc;
  4616. int tmp;
  4617. QETH_DBF_TEXT(trace,3,"arpflush");
  4618. /*
  4619. * currently GuestLAN only supports the ARP assist function
  4620. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4621. * thus we say EOPNOTSUPP for this ARP function
  4622. */
  4623. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4624. return -EOPNOTSUPP;
  4625. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4626. PRINT_WARN("ARP processing not supported "
  4627. "on %s!\n", QETH_CARD_IFNAME(card));
  4628. return -EOPNOTSUPP;
  4629. }
  4630. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4631. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4632. if (rc){
  4633. tmp = rc;
  4634. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4635. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4636. tmp, tmp);
  4637. }
  4638. return rc;
  4639. }
  4640. static int
  4641. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4642. {
  4643. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4644. struct qeth_arp_cache_entry arp_entry;
  4645. struct mii_ioctl_data *mii_data;
  4646. int rc = 0;
  4647. if (!card)
  4648. return -ENODEV;
  4649. if ((card->state != CARD_STATE_UP) &&
  4650. (card->state != CARD_STATE_SOFTSETUP))
  4651. return -ENODEV;
  4652. if (card->info.type == QETH_CARD_TYPE_OSN)
  4653. return -EPERM;
  4654. switch (cmd){
  4655. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4656. if ( !capable(CAP_NET_ADMIN) ||
  4657. (card->options.layer2) ) {
  4658. rc = -EPERM;
  4659. break;
  4660. }
  4661. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4662. break;
  4663. case SIOC_QETH_ARP_QUERY_INFO:
  4664. if ( !capable(CAP_NET_ADMIN) ||
  4665. (card->options.layer2) ) {
  4666. rc = -EPERM;
  4667. break;
  4668. }
  4669. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4670. break;
  4671. case SIOC_QETH_ARP_ADD_ENTRY:
  4672. if ( !capable(CAP_NET_ADMIN) ||
  4673. (card->options.layer2) ) {
  4674. rc = -EPERM;
  4675. break;
  4676. }
  4677. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4678. sizeof(struct qeth_arp_cache_entry)))
  4679. rc = -EFAULT;
  4680. else
  4681. rc = qeth_arp_add_entry(card, &arp_entry);
  4682. break;
  4683. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4684. if ( !capable(CAP_NET_ADMIN) ||
  4685. (card->options.layer2) ) {
  4686. rc = -EPERM;
  4687. break;
  4688. }
  4689. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4690. sizeof(struct qeth_arp_cache_entry)))
  4691. rc = -EFAULT;
  4692. else
  4693. rc = qeth_arp_remove_entry(card, &arp_entry);
  4694. break;
  4695. case SIOC_QETH_ARP_FLUSH_CACHE:
  4696. if ( !capable(CAP_NET_ADMIN) ||
  4697. (card->options.layer2) ) {
  4698. rc = -EPERM;
  4699. break;
  4700. }
  4701. rc = qeth_arp_flush_cache(card);
  4702. break;
  4703. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4704. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4705. break;
  4706. case SIOC_QETH_GET_CARD_TYPE:
  4707. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4708. !card->info.guestlan)
  4709. return 1;
  4710. return 0;
  4711. break;
  4712. case SIOCGMIIPHY:
  4713. mii_data = if_mii(rq);
  4714. mii_data->phy_id = 0;
  4715. break;
  4716. case SIOCGMIIREG:
  4717. mii_data = if_mii(rq);
  4718. if (mii_data->phy_id != 0)
  4719. rc = -EINVAL;
  4720. else
  4721. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4722. mii_data->reg_num);
  4723. break;
  4724. default:
  4725. rc = -EOPNOTSUPP;
  4726. }
  4727. if (rc)
  4728. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4729. return rc;
  4730. }
  4731. static struct net_device_stats *
  4732. qeth_get_stats(struct net_device *dev)
  4733. {
  4734. struct qeth_card *card;
  4735. card = (struct qeth_card *) (dev->priv);
  4736. QETH_DBF_TEXT(trace,5,"getstat");
  4737. return &card->stats;
  4738. }
  4739. static int
  4740. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4741. {
  4742. struct qeth_card *card;
  4743. char dbf_text[15];
  4744. card = (struct qeth_card *) (dev->priv);
  4745. QETH_DBF_TEXT(trace,4,"chgmtu");
  4746. sprintf(dbf_text, "%8x", new_mtu);
  4747. QETH_DBF_TEXT(trace,4,dbf_text);
  4748. if (new_mtu < 64)
  4749. return -EINVAL;
  4750. if (new_mtu > 65535)
  4751. return -EINVAL;
  4752. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4753. (!qeth_mtu_is_valid(card, new_mtu)))
  4754. return -EINVAL;
  4755. dev->mtu = new_mtu;
  4756. return 0;
  4757. }
  4758. #ifdef CONFIG_QETH_VLAN
  4759. static void
  4760. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4761. {
  4762. struct qeth_card *card;
  4763. unsigned long flags;
  4764. QETH_DBF_TEXT(trace,4,"vlanreg");
  4765. card = (struct qeth_card *) dev->priv;
  4766. spin_lock_irqsave(&card->vlanlock, flags);
  4767. card->vlangrp = grp;
  4768. spin_unlock_irqrestore(&card->vlanlock, flags);
  4769. }
  4770. static inline void
  4771. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4772. unsigned short vid)
  4773. {
  4774. int i;
  4775. struct sk_buff *skb;
  4776. struct sk_buff_head tmp_list;
  4777. skb_queue_head_init(&tmp_list);
  4778. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4779. while ((skb = skb_dequeue(&buf->skb_list))){
  4780. if (vlan_tx_tag_present(skb) &&
  4781. (vlan_tx_tag_get(skb) == vid)) {
  4782. atomic_dec(&skb->users);
  4783. dev_kfree_skb(skb);
  4784. } else
  4785. skb_queue_tail(&tmp_list, skb);
  4786. }
  4787. }
  4788. while ((skb = skb_dequeue(&tmp_list)))
  4789. skb_queue_tail(&buf->skb_list, skb);
  4790. }
  4791. static void
  4792. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4793. {
  4794. int i, j;
  4795. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4796. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4797. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4798. qeth_free_vlan_buffer(card, &card->qdio.
  4799. out_qs[i]->bufs[j], vid);
  4800. }
  4801. }
  4802. static void
  4803. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4804. {
  4805. struct in_device *in_dev;
  4806. struct in_ifaddr *ifa;
  4807. struct qeth_ipaddr *addr;
  4808. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4809. rcu_read_lock();
  4810. in_dev = __in_dev_get_rcu(card->vlangrp->vlan_devices[vid]);
  4811. if (!in_dev)
  4812. goto out;
  4813. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4814. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4815. if (addr){
  4816. addr->u.a4.addr = ifa->ifa_address;
  4817. addr->u.a4.mask = ifa->ifa_mask;
  4818. addr->type = QETH_IP_TYPE_NORMAL;
  4819. if (!qeth_delete_ip(card, addr))
  4820. kfree(addr);
  4821. }
  4822. }
  4823. out:
  4824. rcu_read_unlock();
  4825. }
  4826. static void
  4827. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4828. {
  4829. #ifdef CONFIG_QETH_IPV6
  4830. struct inet6_dev *in6_dev;
  4831. struct inet6_ifaddr *ifa;
  4832. struct qeth_ipaddr *addr;
  4833. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4834. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4835. if (!in6_dev)
  4836. return;
  4837. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4838. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4839. if (addr){
  4840. memcpy(&addr->u.a6.addr, &ifa->addr,
  4841. sizeof(struct in6_addr));
  4842. addr->u.a6.pfxlen = ifa->prefix_len;
  4843. addr->type = QETH_IP_TYPE_NORMAL;
  4844. if (!qeth_delete_ip(card, addr))
  4845. kfree(addr);
  4846. }
  4847. }
  4848. in6_dev_put(in6_dev);
  4849. #endif /* CONFIG_QETH_IPV6 */
  4850. }
  4851. static void
  4852. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  4853. {
  4854. if (card->options.layer2 || !card->vlangrp)
  4855. return;
  4856. qeth_free_vlan_addresses4(card, vid);
  4857. qeth_free_vlan_addresses6(card, vid);
  4858. }
  4859. static int
  4860. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  4861. struct qeth_reply *reply,
  4862. unsigned long data)
  4863. {
  4864. struct qeth_ipa_cmd *cmd;
  4865. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  4866. cmd = (struct qeth_ipa_cmd *) data;
  4867. if (cmd->hdr.return_code) {
  4868. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4869. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  4870. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  4871. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  4872. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4873. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  4874. }
  4875. return 0;
  4876. }
  4877. static int
  4878. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4879. enum qeth_ipa_cmds ipacmd)
  4880. {
  4881. struct qeth_ipa_cmd *cmd;
  4882. struct qeth_cmd_buffer *iob;
  4883. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4884. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4885. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4886. cmd->data.setdelvlan.vlan_id = i;
  4887. return qeth_send_ipa_cmd(card, iob,
  4888. qeth_layer2_send_setdelvlan_cb, NULL);
  4889. }
  4890. static void
  4891. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4892. {
  4893. unsigned short i;
  4894. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4895. if (!card->vlangrp)
  4896. return;
  4897. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4898. if (card->vlangrp->vlan_devices[i] == NULL)
  4899. continue;
  4900. if (clear)
  4901. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4902. else
  4903. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4904. }
  4905. }
  4906. /*add_vid is layer 2 used only ....*/
  4907. static void
  4908. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4909. {
  4910. struct qeth_card *card;
  4911. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4912. card = (struct qeth_card *) dev->priv;
  4913. if (!card->options.layer2)
  4914. return;
  4915. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4916. }
  4917. /*... kill_vid used for both modes*/
  4918. static void
  4919. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4920. {
  4921. struct qeth_card *card;
  4922. unsigned long flags;
  4923. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4924. card = (struct qeth_card *) dev->priv;
  4925. /* free all skbs for the vlan device */
  4926. qeth_free_vlan_skbs(card, vid);
  4927. spin_lock_irqsave(&card->vlanlock, flags);
  4928. /* unregister IP addresses of vlan device */
  4929. qeth_free_vlan_addresses(card, vid);
  4930. if (card->vlangrp)
  4931. card->vlangrp->vlan_devices[vid] = NULL;
  4932. spin_unlock_irqrestore(&card->vlanlock, flags);
  4933. if (card->options.layer2)
  4934. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4935. qeth_set_multicast_list(card->dev);
  4936. }
  4937. #endif
  4938. /**
  4939. * Examine hardware response to SET_PROMISC_MODE
  4940. */
  4941. static int
  4942. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  4943. struct qeth_reply *reply,
  4944. unsigned long data)
  4945. {
  4946. struct qeth_ipa_cmd *cmd;
  4947. struct qeth_ipacmd_setadpparms *setparms;
  4948. QETH_DBF_TEXT(trace,4,"prmadpcb");
  4949. cmd = (struct qeth_ipa_cmd *) data;
  4950. setparms = &(cmd->data.setadapterparms);
  4951. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  4952. if (cmd->hdr.return_code) {
  4953. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  4954. setparms->data.mode = SET_PROMISC_MODE_OFF;
  4955. }
  4956. card->info.promisc_mode = setparms->data.mode;
  4957. return 0;
  4958. }
  4959. /*
  4960. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  4961. */
  4962. static void
  4963. qeth_setadp_promisc_mode(struct qeth_card *card)
  4964. {
  4965. enum qeth_ipa_promisc_modes mode;
  4966. struct net_device *dev = card->dev;
  4967. struct qeth_cmd_buffer *iob;
  4968. struct qeth_ipa_cmd *cmd;
  4969. QETH_DBF_TEXT(trace, 4, "setprom");
  4970. if (((dev->flags & IFF_PROMISC) &&
  4971. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  4972. (!(dev->flags & IFF_PROMISC) &&
  4973. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  4974. return;
  4975. mode = SET_PROMISC_MODE_OFF;
  4976. if (dev->flags & IFF_PROMISC)
  4977. mode = SET_PROMISC_MODE_ON;
  4978. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  4979. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  4980. sizeof(struct qeth_ipacmd_setadpparms));
  4981. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  4982. cmd->data.setadapterparms.data.mode = mode;
  4983. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  4984. }
  4985. /**
  4986. * set multicast address on card
  4987. */
  4988. static void
  4989. qeth_set_multicast_list(struct net_device *dev)
  4990. {
  4991. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4992. if (card->info.type == QETH_CARD_TYPE_OSN)
  4993. return ;
  4994. QETH_DBF_TEXT(trace, 3, "setmulti");
  4995. qeth_delete_mc_addresses(card);
  4996. if (card->options.layer2) {
  4997. qeth_layer2_add_multicast(card);
  4998. goto out;
  4999. }
  5000. qeth_add_multicast_ipv4(card);
  5001. #ifdef CONFIG_QETH_IPV6
  5002. qeth_add_multicast_ipv6(card);
  5003. #endif
  5004. out:
  5005. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  5006. schedule_work(&card->kernel_thread_starter);
  5007. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5008. return;
  5009. if (qeth_set_thread_start_bit(card, QETH_SET_PROMISC_MODE_THREAD)==0)
  5010. schedule_work(&card->kernel_thread_starter);
  5011. }
  5012. static int
  5013. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5014. {
  5015. return 0;
  5016. }
  5017. static void
  5018. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5019. {
  5020. if (dev->type == ARPHRD_IEEE802_TR)
  5021. ip_tr_mc_map(ipm, mac);
  5022. else
  5023. ip_eth_mc_map(ipm, mac);
  5024. }
  5025. static struct qeth_ipaddr *
  5026. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5027. {
  5028. struct qeth_ipaddr *addr;
  5029. addr = kmalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5030. if (addr == NULL) {
  5031. PRINT_WARN("Not enough memory to add address\n");
  5032. return NULL;
  5033. }
  5034. memset(addr,0,sizeof(struct qeth_ipaddr));
  5035. addr->type = QETH_IP_TYPE_NORMAL;
  5036. addr->proto = prot;
  5037. return addr;
  5038. }
  5039. int
  5040. qeth_osn_assist(struct net_device *dev,
  5041. void *data,
  5042. int data_len)
  5043. {
  5044. struct qeth_cmd_buffer *iob;
  5045. struct qeth_card *card;
  5046. int rc;
  5047. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5048. if (!dev)
  5049. return -ENODEV;
  5050. card = (struct qeth_card *)dev->priv;
  5051. if (!card)
  5052. return -ENODEV;
  5053. if ((card->state != CARD_STATE_UP) &&
  5054. (card->state != CARD_STATE_SOFTSETUP))
  5055. return -ENODEV;
  5056. iob = qeth_wait_for_buffer(&card->write);
  5057. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5058. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5059. return rc;
  5060. }
  5061. static struct net_device *
  5062. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5063. {
  5064. struct qeth_card *card;
  5065. struct net_device *ndev;
  5066. unsigned char *readno;
  5067. __u16 temp_dev_no, card_dev_no;
  5068. char *endp;
  5069. unsigned long flags;
  5070. ndev = NULL;
  5071. memcpy(&temp_dev_no, read_dev_no, 2);
  5072. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5073. list_for_each_entry(card, &qeth_card_list.list, list) {
  5074. readno = CARD_RDEV_ID(card);
  5075. readno += (strlen(readno) - 4);
  5076. card_dev_no = simple_strtoul(readno, &endp, 16);
  5077. if (card_dev_no == temp_dev_no) {
  5078. ndev = card->dev;
  5079. break;
  5080. }
  5081. }
  5082. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5083. return ndev;
  5084. }
  5085. int
  5086. qeth_osn_register(unsigned char *read_dev_no,
  5087. struct net_device **dev,
  5088. int (*assist_cb)(struct net_device *, void *),
  5089. int (*data_cb)(struct sk_buff *))
  5090. {
  5091. struct qeth_card * card;
  5092. QETH_DBF_TEXT(trace, 2, "osnreg");
  5093. *dev = qeth_netdev_by_devno(read_dev_no);
  5094. if (*dev == NULL)
  5095. return -ENODEV;
  5096. card = (struct qeth_card *)(*dev)->priv;
  5097. if (!card)
  5098. return -ENODEV;
  5099. if ((assist_cb == NULL) || (data_cb == NULL))
  5100. return -EINVAL;
  5101. card->osn_info.assist_cb = assist_cb;
  5102. card->osn_info.data_cb = data_cb;
  5103. return 0;
  5104. }
  5105. void
  5106. qeth_osn_deregister(struct net_device * dev)
  5107. {
  5108. struct qeth_card *card;
  5109. QETH_DBF_TEXT(trace, 2, "osndereg");
  5110. if (!dev)
  5111. return;
  5112. card = (struct qeth_card *)dev->priv;
  5113. if (!card)
  5114. return;
  5115. card->osn_info.assist_cb = NULL;
  5116. card->osn_info.data_cb = NULL;
  5117. return;
  5118. }
  5119. static void
  5120. qeth_delete_mc_addresses(struct qeth_card *card)
  5121. {
  5122. struct qeth_ipaddr *iptodo;
  5123. unsigned long flags;
  5124. QETH_DBF_TEXT(trace,4,"delmc");
  5125. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5126. if (!iptodo) {
  5127. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5128. return;
  5129. }
  5130. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5131. spin_lock_irqsave(&card->ip_lock, flags);
  5132. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5133. kfree(iptodo);
  5134. spin_unlock_irqrestore(&card->ip_lock, flags);
  5135. }
  5136. static inline void
  5137. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5138. {
  5139. struct qeth_ipaddr *ipm;
  5140. struct ip_mc_list *im4;
  5141. char buf[MAX_ADDR_LEN];
  5142. QETH_DBF_TEXT(trace,4,"addmc");
  5143. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5144. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5145. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5146. if (!ipm)
  5147. continue;
  5148. ipm->u.a4.addr = im4->multiaddr;
  5149. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5150. ipm->is_multicast = 1;
  5151. if (!qeth_add_ip(card,ipm))
  5152. kfree(ipm);
  5153. }
  5154. }
  5155. static inline void
  5156. qeth_add_vlan_mc(struct qeth_card *card)
  5157. {
  5158. #ifdef CONFIG_QETH_VLAN
  5159. struct in_device *in_dev;
  5160. struct vlan_group *vg;
  5161. int i;
  5162. QETH_DBF_TEXT(trace,4,"addmcvl");
  5163. if ( ((card->options.layer2 == 0) &&
  5164. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5165. (card->vlangrp == NULL) )
  5166. return ;
  5167. vg = card->vlangrp;
  5168. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5169. if (vg->vlan_devices[i] == NULL ||
  5170. !(vg->vlan_devices[i]->flags & IFF_UP))
  5171. continue;
  5172. in_dev = in_dev_get(vg->vlan_devices[i]);
  5173. if (!in_dev)
  5174. continue;
  5175. read_lock(&in_dev->mc_list_lock);
  5176. qeth_add_mc(card,in_dev);
  5177. read_unlock(&in_dev->mc_list_lock);
  5178. in_dev_put(in_dev);
  5179. }
  5180. #endif
  5181. }
  5182. static void
  5183. qeth_add_multicast_ipv4(struct qeth_card *card)
  5184. {
  5185. struct in_device *in4_dev;
  5186. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5187. in4_dev = in_dev_get(card->dev);
  5188. if (in4_dev == NULL)
  5189. return;
  5190. read_lock(&in4_dev->mc_list_lock);
  5191. qeth_add_mc(card, in4_dev);
  5192. qeth_add_vlan_mc(card);
  5193. read_unlock(&in4_dev->mc_list_lock);
  5194. in_dev_put(in4_dev);
  5195. }
  5196. static void
  5197. qeth_layer2_add_multicast(struct qeth_card *card)
  5198. {
  5199. struct qeth_ipaddr *ipm;
  5200. struct dev_mc_list *dm;
  5201. QETH_DBF_TEXT(trace,4,"L2addmc");
  5202. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5203. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5204. if (!ipm)
  5205. continue;
  5206. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5207. ipm->is_multicast = 1;
  5208. if (!qeth_add_ip(card, ipm))
  5209. kfree(ipm);
  5210. }
  5211. }
  5212. #ifdef CONFIG_QETH_IPV6
  5213. static inline void
  5214. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5215. {
  5216. struct qeth_ipaddr *ipm;
  5217. struct ifmcaddr6 *im6;
  5218. char buf[MAX_ADDR_LEN];
  5219. QETH_DBF_TEXT(trace,4,"addmc6");
  5220. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5221. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5222. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5223. if (!ipm)
  5224. continue;
  5225. ipm->is_multicast = 1;
  5226. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5227. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5228. sizeof(struct in6_addr));
  5229. if (!qeth_add_ip(card,ipm))
  5230. kfree(ipm);
  5231. }
  5232. }
  5233. static inline void
  5234. qeth_add_vlan_mc6(struct qeth_card *card)
  5235. {
  5236. #ifdef CONFIG_QETH_VLAN
  5237. struct inet6_dev *in_dev;
  5238. struct vlan_group *vg;
  5239. int i;
  5240. QETH_DBF_TEXT(trace,4,"admc6vl");
  5241. if ( ((card->options.layer2 == 0) &&
  5242. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5243. (card->vlangrp == NULL))
  5244. return ;
  5245. vg = card->vlangrp;
  5246. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5247. if (vg->vlan_devices[i] == NULL ||
  5248. !(vg->vlan_devices[i]->flags & IFF_UP))
  5249. continue;
  5250. in_dev = in6_dev_get(vg->vlan_devices[i]);
  5251. if (!in_dev)
  5252. continue;
  5253. read_lock(&in_dev->lock);
  5254. qeth_add_mc6(card,in_dev);
  5255. read_unlock(&in_dev->lock);
  5256. in6_dev_put(in_dev);
  5257. }
  5258. #endif /* CONFIG_QETH_VLAN */
  5259. }
  5260. static void
  5261. qeth_add_multicast_ipv6(struct qeth_card *card)
  5262. {
  5263. struct inet6_dev *in6_dev;
  5264. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5265. if (!qeth_is_supported(card, IPA_IPV6))
  5266. return ;
  5267. in6_dev = in6_dev_get(card->dev);
  5268. if (in6_dev == NULL)
  5269. return;
  5270. read_lock(&in6_dev->lock);
  5271. qeth_add_mc6(card, in6_dev);
  5272. qeth_add_vlan_mc6(card);
  5273. read_unlock(&in6_dev->lock);
  5274. in6_dev_put(in6_dev);
  5275. }
  5276. #endif /* CONFIG_QETH_IPV6 */
  5277. static int
  5278. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5279. enum qeth_ipa_cmds ipacmd,
  5280. int (*reply_cb) (struct qeth_card *,
  5281. struct qeth_reply*,
  5282. unsigned long))
  5283. {
  5284. struct qeth_ipa_cmd *cmd;
  5285. struct qeth_cmd_buffer *iob;
  5286. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5287. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5288. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5289. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5290. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5291. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5292. }
  5293. static int
  5294. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5295. struct qeth_reply *reply,
  5296. unsigned long data)
  5297. {
  5298. struct qeth_ipa_cmd *cmd;
  5299. __u8 *mac;
  5300. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5301. cmd = (struct qeth_ipa_cmd *) data;
  5302. mac = &cmd->data.setdelmac.mac[0];
  5303. /* MAC already registered, needed in couple/uncouple case */
  5304. if (cmd->hdr.return_code == 0x2005) {
  5305. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5306. "already existing on %s \n",
  5307. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5308. QETH_CARD_IFNAME(card));
  5309. cmd->hdr.return_code = 0;
  5310. }
  5311. if (cmd->hdr.return_code)
  5312. PRINT_ERR("Could not set group MAC " \
  5313. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5314. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5315. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5316. return 0;
  5317. }
  5318. static int
  5319. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5320. {
  5321. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5322. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5323. qeth_layer2_send_setgroupmac_cb);
  5324. }
  5325. static int
  5326. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5327. struct qeth_reply *reply,
  5328. unsigned long data)
  5329. {
  5330. struct qeth_ipa_cmd *cmd;
  5331. __u8 *mac;
  5332. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5333. cmd = (struct qeth_ipa_cmd *) data;
  5334. mac = &cmd->data.setdelmac.mac[0];
  5335. if (cmd->hdr.return_code)
  5336. PRINT_ERR("Could not delete group MAC " \
  5337. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5338. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5339. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5340. return 0;
  5341. }
  5342. static int
  5343. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5344. {
  5345. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5346. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5347. qeth_layer2_send_delgroupmac_cb);
  5348. }
  5349. static int
  5350. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5351. struct qeth_reply *reply,
  5352. unsigned long data)
  5353. {
  5354. struct qeth_ipa_cmd *cmd;
  5355. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5356. cmd = (struct qeth_ipa_cmd *) data;
  5357. if (cmd->hdr.return_code) {
  5358. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5359. PRINT_WARN("Error in registering MAC address on " \
  5360. "device %s: x%x\n", CARD_BUS_ID(card),
  5361. cmd->hdr.return_code);
  5362. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5363. cmd->hdr.return_code = -EIO;
  5364. } else {
  5365. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5366. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5367. OSA_ADDR_LEN);
  5368. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5369. "successfully registered on device %s\n",
  5370. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5371. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5372. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5373. card->dev->name);
  5374. }
  5375. return 0;
  5376. }
  5377. static int
  5378. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5379. {
  5380. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5381. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5382. qeth_layer2_send_setmac_cb);
  5383. }
  5384. static int
  5385. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5386. struct qeth_reply *reply,
  5387. unsigned long data)
  5388. {
  5389. struct qeth_ipa_cmd *cmd;
  5390. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5391. cmd = (struct qeth_ipa_cmd *) data;
  5392. if (cmd->hdr.return_code) {
  5393. PRINT_WARN("Error in deregistering MAC address on " \
  5394. "device %s: x%x\n", CARD_BUS_ID(card),
  5395. cmd->hdr.return_code);
  5396. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5397. cmd->hdr.return_code = -EIO;
  5398. return 0;
  5399. }
  5400. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5401. return 0;
  5402. }
  5403. static int
  5404. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5405. {
  5406. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5407. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5408. return 0;
  5409. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5410. qeth_layer2_send_delmac_cb);
  5411. }
  5412. static int
  5413. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5414. {
  5415. struct sockaddr *addr = p;
  5416. struct qeth_card *card;
  5417. int rc = 0;
  5418. QETH_DBF_TEXT(trace, 3, "setmac");
  5419. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5420. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5421. return -EOPNOTSUPP;
  5422. }
  5423. card = (struct qeth_card *) dev->priv;
  5424. if (!card->options.layer2) {
  5425. PRINT_WARN("Setting MAC address on %s is not supported "
  5426. "in Layer 3 mode.\n", dev->name);
  5427. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5428. return -EOPNOTSUPP;
  5429. }
  5430. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5431. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5432. dev->name);
  5433. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5434. return -EOPNOTSUPP;
  5435. }
  5436. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5437. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5438. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5439. if (!rc)
  5440. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5441. return rc;
  5442. }
  5443. static void
  5444. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5445. __u8 command, enum qeth_prot_versions prot)
  5446. {
  5447. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5448. cmd->hdr.command = command;
  5449. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5450. cmd->hdr.seqno = card->seqno.ipa;
  5451. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5452. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5453. if (card->options.layer2)
  5454. cmd->hdr.prim_version_no = 2;
  5455. else
  5456. cmd->hdr.prim_version_no = 1;
  5457. cmd->hdr.param_count = 1;
  5458. cmd->hdr.prot_version = prot;
  5459. cmd->hdr.ipa_supported = 0;
  5460. cmd->hdr.ipa_enabled = 0;
  5461. }
  5462. static struct qeth_cmd_buffer *
  5463. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5464. enum qeth_prot_versions prot)
  5465. {
  5466. struct qeth_cmd_buffer *iob;
  5467. struct qeth_ipa_cmd *cmd;
  5468. iob = qeth_wait_for_buffer(&card->write);
  5469. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5470. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5471. return iob;
  5472. }
  5473. static int
  5474. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5475. {
  5476. int rc;
  5477. struct qeth_cmd_buffer *iob;
  5478. struct qeth_ipa_cmd *cmd;
  5479. QETH_DBF_TEXT(trace,4,"setdelmc");
  5480. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5481. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5482. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5483. if (addr->proto == QETH_PROT_IPV6)
  5484. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5485. sizeof(struct in6_addr));
  5486. else
  5487. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5488. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5489. return rc;
  5490. }
  5491. static inline void
  5492. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5493. {
  5494. int i,j;
  5495. for (i=0;i<16;i++) {
  5496. j=(len)-(i*8);
  5497. if (j >= 8)
  5498. netmask[i] = 0xff;
  5499. else if (j > 0)
  5500. netmask[i] = (u8)(0xFF00>>j);
  5501. else
  5502. netmask[i] = 0;
  5503. }
  5504. }
  5505. static int
  5506. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5507. int ipacmd, unsigned int flags)
  5508. {
  5509. int rc;
  5510. struct qeth_cmd_buffer *iob;
  5511. struct qeth_ipa_cmd *cmd;
  5512. __u8 netmask[16];
  5513. QETH_DBF_TEXT(trace,4,"setdelip");
  5514. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5515. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5516. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5517. if (addr->proto == QETH_PROT_IPV6) {
  5518. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5519. sizeof(struct in6_addr));
  5520. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5521. memcpy(cmd->data.setdelip6.mask, netmask,
  5522. sizeof(struct in6_addr));
  5523. cmd->data.setdelip6.flags = flags;
  5524. } else {
  5525. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5526. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5527. cmd->data.setdelip4.flags = flags;
  5528. }
  5529. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5530. return rc;
  5531. }
  5532. static int
  5533. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5534. struct qeth_ipaddr *addr)
  5535. {
  5536. if (!addr->is_multicast)
  5537. return 0;
  5538. QETH_DBF_TEXT(trace, 2, "setgmac");
  5539. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5540. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5541. }
  5542. static int
  5543. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5544. struct qeth_ipaddr *addr)
  5545. {
  5546. if (!addr->is_multicast)
  5547. return 0;
  5548. QETH_DBF_TEXT(trace, 2, "delgmac");
  5549. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5550. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5551. }
  5552. static int
  5553. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5554. struct qeth_ipaddr *addr)
  5555. {
  5556. char buf[50];
  5557. int rc;
  5558. int cnt = 3;
  5559. if (addr->proto == QETH_PROT_IPV4) {
  5560. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5561. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5562. } else if (addr->proto == QETH_PROT_IPV6) {
  5563. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5564. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5565. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5566. } else {
  5567. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5568. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5569. }
  5570. do {
  5571. if (addr->is_multicast)
  5572. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5573. else
  5574. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5575. addr->set_flags);
  5576. if (rc)
  5577. QETH_DBF_TEXT(trace, 2, "failed");
  5578. } while ((--cnt > 0) && rc);
  5579. if (rc){
  5580. QETH_DBF_TEXT(trace, 2, "FAILED");
  5581. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5582. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5583. buf, rc, rc);
  5584. }
  5585. return rc;
  5586. }
  5587. static int
  5588. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5589. struct qeth_ipaddr *addr)
  5590. {
  5591. //char buf[50];
  5592. int rc;
  5593. if (addr->proto == QETH_PROT_IPV4) {
  5594. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5595. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5596. } else if (addr->proto == QETH_PROT_IPV6) {
  5597. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5598. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5599. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5600. } else {
  5601. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5602. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5603. }
  5604. if (addr->is_multicast)
  5605. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5606. else
  5607. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5608. addr->del_flags);
  5609. if (rc) {
  5610. QETH_DBF_TEXT(trace, 2, "failed");
  5611. /* TODO: re-activate this warning as soon as we have a
  5612. * clean mirco code
  5613. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5614. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5615. buf, rc);
  5616. */
  5617. }
  5618. return rc;
  5619. }
  5620. static int
  5621. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5622. {
  5623. if (card->options.layer2)
  5624. return qeth_layer2_register_addr_entry(card, addr);
  5625. return qeth_layer3_register_addr_entry(card, addr);
  5626. }
  5627. static int
  5628. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5629. {
  5630. if (card->options.layer2)
  5631. return qeth_layer2_deregister_addr_entry(card, addr);
  5632. return qeth_layer3_deregister_addr_entry(card, addr);
  5633. }
  5634. static u32
  5635. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5636. {
  5637. /* We may need to say that we support tx csum offload if
  5638. * we do EDDP or TSO. There are discussions going on to
  5639. * enforce rules in the stack and in ethtool that make
  5640. * SG and TSO depend on HW_CSUM. At the moment there are
  5641. * no such rules....
  5642. * If we say yes here, we have to checksum outbound packets
  5643. * any time. */
  5644. return 0;
  5645. }
  5646. static int
  5647. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5648. {
  5649. return -EINVAL;
  5650. }
  5651. static u32
  5652. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5653. {
  5654. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5655. return (card->options.checksum_type == HW_CHECKSUMMING);
  5656. }
  5657. static int
  5658. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5659. {
  5660. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5661. if ((card->state != CARD_STATE_DOWN) &&
  5662. (card->state != CARD_STATE_RECOVER))
  5663. return -EPERM;
  5664. if (data)
  5665. card->options.checksum_type = HW_CHECKSUMMING;
  5666. else
  5667. card->options.checksum_type = SW_CHECKSUMMING;
  5668. return 0;
  5669. }
  5670. static u32
  5671. qeth_ethtool_get_sg(struct net_device *dev)
  5672. {
  5673. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5674. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5675. (dev->features & NETIF_F_SG));
  5676. }
  5677. static int
  5678. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5679. {
  5680. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5681. if (data) {
  5682. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5683. dev->features |= NETIF_F_SG;
  5684. else {
  5685. dev->features &= ~NETIF_F_SG;
  5686. return -EINVAL;
  5687. }
  5688. } else
  5689. dev->features &= ~NETIF_F_SG;
  5690. return 0;
  5691. }
  5692. static u32
  5693. qeth_ethtool_get_tso(struct net_device *dev)
  5694. {
  5695. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5696. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5697. (dev->features & NETIF_F_TSO));
  5698. }
  5699. static int
  5700. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5701. {
  5702. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5703. if (data) {
  5704. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5705. dev->features |= NETIF_F_TSO;
  5706. else {
  5707. dev->features &= ~NETIF_F_TSO;
  5708. return -EINVAL;
  5709. }
  5710. } else
  5711. dev->features &= ~NETIF_F_TSO;
  5712. return 0;
  5713. }
  5714. static struct ethtool_ops qeth_ethtool_ops = {
  5715. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5716. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5717. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5718. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5719. .get_sg = qeth_ethtool_get_sg,
  5720. .set_sg = qeth_ethtool_set_sg,
  5721. .get_tso = qeth_ethtool_get_tso,
  5722. .set_tso = qeth_ethtool_set_tso,
  5723. };
  5724. static int
  5725. qeth_netdev_init(struct net_device *dev)
  5726. {
  5727. struct qeth_card *card;
  5728. card = (struct qeth_card *) dev->priv;
  5729. QETH_DBF_TEXT(trace,3,"initdev");
  5730. dev->tx_timeout = &qeth_tx_timeout;
  5731. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5732. dev->open = qeth_open;
  5733. dev->stop = qeth_stop;
  5734. dev->hard_start_xmit = qeth_hard_start_xmit;
  5735. dev->do_ioctl = qeth_do_ioctl;
  5736. dev->get_stats = qeth_get_stats;
  5737. dev->change_mtu = qeth_change_mtu;
  5738. dev->neigh_setup = qeth_neigh_setup;
  5739. dev->set_multicast_list = qeth_set_multicast_list;
  5740. #ifdef CONFIG_QETH_VLAN
  5741. dev->vlan_rx_register = qeth_vlan_rx_register;
  5742. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5743. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5744. #endif
  5745. dev->hard_header = card->orig_hard_header;
  5746. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5747. dev->rebuild_header = NULL;
  5748. dev->hard_header = NULL;
  5749. if (card->options.fake_ll)
  5750. dev->hard_header = qeth_fake_header;
  5751. dev->header_cache_update = NULL;
  5752. dev->hard_header_cache = NULL;
  5753. }
  5754. #ifdef CONFIG_QETH_IPV6
  5755. /*IPv6 address autoconfiguration stuff*/
  5756. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5757. card->dev->dev_id = card->info.unique_id & 0xffff;
  5758. #endif
  5759. dev->hard_header_parse = NULL;
  5760. dev->set_mac_address = qeth_layer2_set_mac_address;
  5761. dev->flags |= qeth_get_netdev_flags(card);
  5762. if ((card->options.fake_broadcast) ||
  5763. (card->info.broadcast_capable))
  5764. dev->flags |= IFF_BROADCAST;
  5765. dev->hard_header_len =
  5766. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5767. dev->addr_len = OSA_ADDR_LEN;
  5768. dev->mtu = card->info.initial_mtu;
  5769. if (card->info.type != QETH_CARD_TYPE_OSN)
  5770. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5771. SET_MODULE_OWNER(dev);
  5772. return 0;
  5773. }
  5774. static void
  5775. qeth_init_func_level(struct qeth_card *card)
  5776. {
  5777. if (card->ipato.enabled) {
  5778. if (card->info.type == QETH_CARD_TYPE_IQD)
  5779. card->info.func_level =
  5780. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5781. else
  5782. card->info.func_level =
  5783. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5784. } else {
  5785. if (card->info.type == QETH_CARD_TYPE_IQD)
  5786. /*FIXME:why do we have same values for dis and ena for osae??? */
  5787. card->info.func_level =
  5788. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5789. else
  5790. card->info.func_level =
  5791. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5792. }
  5793. }
  5794. /**
  5795. * hardsetup card, initialize MPC and QDIO stuff
  5796. */
  5797. static int
  5798. qeth_hardsetup_card(struct qeth_card *card)
  5799. {
  5800. int retries = 3;
  5801. int rc;
  5802. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5803. retry:
  5804. if (retries < 3){
  5805. PRINT_WARN("Retrying to do IDX activates.\n");
  5806. ccw_device_set_offline(CARD_DDEV(card));
  5807. ccw_device_set_offline(CARD_WDEV(card));
  5808. ccw_device_set_offline(CARD_RDEV(card));
  5809. ccw_device_set_online(CARD_RDEV(card));
  5810. ccw_device_set_online(CARD_WDEV(card));
  5811. ccw_device_set_online(CARD_DDEV(card));
  5812. }
  5813. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5814. if (rc == -ERESTARTSYS) {
  5815. QETH_DBF_TEXT(setup, 2, "break1");
  5816. return rc;
  5817. } else if (rc) {
  5818. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5819. if (--retries < 0)
  5820. goto out;
  5821. else
  5822. goto retry;
  5823. }
  5824. if ((rc = qeth_get_unitaddr(card))){
  5825. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5826. return rc;
  5827. }
  5828. qeth_init_tokens(card);
  5829. qeth_init_func_level(card);
  5830. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5831. if (rc == -ERESTARTSYS) {
  5832. QETH_DBF_TEXT(setup, 2, "break2");
  5833. return rc;
  5834. } else if (rc) {
  5835. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5836. if (--retries < 0)
  5837. goto out;
  5838. else
  5839. goto retry;
  5840. }
  5841. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5842. if (rc == -ERESTARTSYS) {
  5843. QETH_DBF_TEXT(setup, 2, "break3");
  5844. return rc;
  5845. } else if (rc) {
  5846. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5847. if (--retries < 0)
  5848. goto out;
  5849. else
  5850. goto retry;
  5851. }
  5852. if ((rc = qeth_mpc_initialize(card))){
  5853. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5854. goto out;
  5855. }
  5856. /*network device will be recovered*/
  5857. if (card->dev) {
  5858. card->dev->hard_header = card->orig_hard_header;
  5859. return 0;
  5860. }
  5861. /* at first set_online allocate netdev */
  5862. card->dev = qeth_get_netdevice(card->info.type,
  5863. card->info.link_type);
  5864. if (!card->dev){
  5865. qeth_qdio_clear_card(card, card->info.type !=
  5866. QETH_CARD_TYPE_IQD);
  5867. rc = -ENODEV;
  5868. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5869. goto out;
  5870. }
  5871. card->dev->priv = card;
  5872. card->orig_hard_header = card->dev->hard_header;
  5873. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5874. card->info.link_type);
  5875. card->dev->init = qeth_netdev_init;
  5876. return 0;
  5877. out:
  5878. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5879. return rc;
  5880. }
  5881. static int
  5882. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5883. unsigned long data)
  5884. {
  5885. struct qeth_ipa_cmd *cmd;
  5886. QETH_DBF_TEXT(trace,4,"defadpcb");
  5887. cmd = (struct qeth_ipa_cmd *) data;
  5888. if (cmd->hdr.return_code == 0){
  5889. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5890. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5891. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5892. #ifdef CONFIG_QETH_IPV6
  5893. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5894. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5895. #endif
  5896. }
  5897. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5898. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5899. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5900. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5901. }
  5902. return 0;
  5903. }
  5904. static int
  5905. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5906. struct qeth_reply *reply,
  5907. unsigned long data)
  5908. {
  5909. struct qeth_ipa_cmd *cmd;
  5910. QETH_DBF_TEXT(trace,4,"defadpcb");
  5911. cmd = (struct qeth_ipa_cmd *) data;
  5912. if (cmd->hdr.return_code == 0)
  5913. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5914. return 0;
  5915. }
  5916. static int
  5917. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5918. unsigned long data)
  5919. {
  5920. struct qeth_ipa_cmd *cmd;
  5921. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5922. cmd = (struct qeth_ipa_cmd *) data;
  5923. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5924. card->info.link_type =
  5925. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5926. card->options.adp.supported_funcs =
  5927. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5928. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5929. }
  5930. static int
  5931. qeth_query_setadapterparms(struct qeth_card *card)
  5932. {
  5933. int rc;
  5934. struct qeth_cmd_buffer *iob;
  5935. QETH_DBF_TEXT(trace,3,"queryadp");
  5936. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5937. sizeof(struct qeth_ipacmd_setadpparms));
  5938. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5939. return rc;
  5940. }
  5941. static int
  5942. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5943. struct qeth_reply *reply,
  5944. unsigned long data)
  5945. {
  5946. struct qeth_ipa_cmd *cmd;
  5947. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5948. cmd = (struct qeth_ipa_cmd *) data;
  5949. if (!card->options.layer2 || card->info.guestlan ||
  5950. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  5951. memcpy(card->dev->dev_addr,
  5952. &cmd->data.setadapterparms.data.change_addr.addr,
  5953. OSA_ADDR_LEN);
  5954. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  5955. }
  5956. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5957. return 0;
  5958. }
  5959. static int
  5960. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5961. {
  5962. int rc;
  5963. struct qeth_cmd_buffer *iob;
  5964. struct qeth_ipa_cmd *cmd;
  5965. QETH_DBF_TEXT(trace,4,"chgmac");
  5966. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5967. sizeof(struct qeth_ipacmd_setadpparms));
  5968. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5969. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5970. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5971. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5972. card->dev->dev_addr, OSA_ADDR_LEN);
  5973. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5974. NULL);
  5975. return rc;
  5976. }
  5977. static int
  5978. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5979. {
  5980. int rc;
  5981. struct qeth_cmd_buffer *iob;
  5982. struct qeth_ipa_cmd *cmd;
  5983. QETH_DBF_TEXT(trace,4,"adpmode");
  5984. iob = qeth_get_adapter_cmd(card, command,
  5985. sizeof(struct qeth_ipacmd_setadpparms));
  5986. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5987. cmd->data.setadapterparms.data.mode = mode;
  5988. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5989. NULL);
  5990. return rc;
  5991. }
  5992. static inline int
  5993. qeth_setadapter_hstr(struct qeth_card *card)
  5994. {
  5995. int rc;
  5996. QETH_DBF_TEXT(trace,4,"adphstr");
  5997. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  5998. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  5999. card->options.broadcast_mode);
  6000. if (rc)
  6001. PRINT_WARN("couldn't set broadcast mode on "
  6002. "device %s: x%x\n",
  6003. CARD_BUS_ID(card), rc);
  6004. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  6005. card->options.macaddr_mode);
  6006. if (rc)
  6007. PRINT_WARN("couldn't set macaddr mode on "
  6008. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6009. return rc;
  6010. }
  6011. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6012. PRINT_WARN("set adapter parameters not available "
  6013. "to set broadcast mode, using ALLRINGS "
  6014. "on device %s:\n", CARD_BUS_ID(card));
  6015. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6016. PRINT_WARN("set adapter parameters not available "
  6017. "to set macaddr mode, using NONCANONICAL "
  6018. "on device %s:\n", CARD_BUS_ID(card));
  6019. return 0;
  6020. }
  6021. static int
  6022. qeth_setadapter_parms(struct qeth_card *card)
  6023. {
  6024. int rc;
  6025. QETH_DBF_TEXT(setup, 2, "setadprm");
  6026. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6027. PRINT_WARN("set adapter parameters not supported "
  6028. "on device %s.\n",
  6029. CARD_BUS_ID(card));
  6030. QETH_DBF_TEXT(setup, 2, " notsupp");
  6031. return 0;
  6032. }
  6033. rc = qeth_query_setadapterparms(card);
  6034. if (rc) {
  6035. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6036. "x%x\n", CARD_BUS_ID(card), rc);
  6037. return rc;
  6038. }
  6039. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6040. rc = qeth_setadpparms_change_macaddr(card);
  6041. if (rc)
  6042. PRINT_WARN("couldn't get MAC address on "
  6043. "device %s: x%x\n",
  6044. CARD_BUS_ID(card), rc);
  6045. }
  6046. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6047. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6048. rc = qeth_setadapter_hstr(card);
  6049. return rc;
  6050. }
  6051. static int
  6052. qeth_layer2_initialize(struct qeth_card *card)
  6053. {
  6054. int rc = 0;
  6055. QETH_DBF_TEXT(setup, 2, "doL2init");
  6056. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6057. rc = qeth_query_setadapterparms(card);
  6058. if (rc) {
  6059. PRINT_WARN("could not query adapter parameters on device %s: "
  6060. "x%x\n", CARD_BUS_ID(card), rc);
  6061. }
  6062. rc = qeth_setadpparms_change_macaddr(card);
  6063. if (rc) {
  6064. PRINT_WARN("couldn't get MAC address on "
  6065. "device %s: x%x\n",
  6066. CARD_BUS_ID(card), rc);
  6067. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6068. return rc;
  6069. }
  6070. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6071. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6072. if (rc)
  6073. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6074. return 0;
  6075. }
  6076. static int
  6077. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6078. enum qeth_prot_versions prot)
  6079. {
  6080. int rc;
  6081. struct qeth_cmd_buffer *iob;
  6082. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6083. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6084. return rc;
  6085. }
  6086. static int
  6087. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6088. {
  6089. int rc;
  6090. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6091. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6092. return rc;
  6093. }
  6094. static int
  6095. qeth_send_stoplan(struct qeth_card *card)
  6096. {
  6097. int rc = 0;
  6098. /*
  6099. * TODO: according to the IPA format document page 14,
  6100. * TCP/IP (we!) never issue a STOPLAN
  6101. * is this right ?!?
  6102. */
  6103. QETH_DBF_TEXT(trace, 2, "stoplan");
  6104. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6105. return rc;
  6106. }
  6107. static int
  6108. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6109. unsigned long data)
  6110. {
  6111. struct qeth_ipa_cmd *cmd;
  6112. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6113. cmd = (struct qeth_ipa_cmd *) data;
  6114. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6115. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6116. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6117. /* Disable IPV6 support hard coded for Hipersockets */
  6118. if(card->info.type == QETH_CARD_TYPE_IQD)
  6119. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6120. } else {
  6121. #ifdef CONFIG_QETH_IPV6
  6122. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6123. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6124. #endif
  6125. }
  6126. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6127. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6128. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6129. return 0;
  6130. }
  6131. static int
  6132. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6133. {
  6134. int rc;
  6135. struct qeth_cmd_buffer *iob;
  6136. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6137. if (card->options.layer2) {
  6138. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6139. return -EPERM;
  6140. }
  6141. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6142. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6143. return rc;
  6144. }
  6145. static struct qeth_cmd_buffer *
  6146. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6147. __u16 cmd_code, __u16 len,
  6148. enum qeth_prot_versions prot)
  6149. {
  6150. struct qeth_cmd_buffer *iob;
  6151. struct qeth_ipa_cmd *cmd;
  6152. QETH_DBF_TEXT(trace,4,"getasscm");
  6153. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6154. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6155. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6156. cmd->data.setassparms.hdr.length = 8 + len;
  6157. cmd->data.setassparms.hdr.command_code = cmd_code;
  6158. cmd->data.setassparms.hdr.return_code = 0;
  6159. cmd->data.setassparms.hdr.seq_no = 0;
  6160. return iob;
  6161. }
  6162. static int
  6163. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6164. __u16 len, long data,
  6165. int (*reply_cb)
  6166. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6167. void *reply_param)
  6168. {
  6169. int rc;
  6170. struct qeth_ipa_cmd *cmd;
  6171. QETH_DBF_TEXT(trace,4,"sendassp");
  6172. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6173. if (len <= sizeof(__u32))
  6174. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6175. else /* (len > sizeof(__u32)) */
  6176. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6177. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6178. return rc;
  6179. }
  6180. #ifdef CONFIG_QETH_IPV6
  6181. static int
  6182. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6183. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6184. {
  6185. int rc;
  6186. struct qeth_cmd_buffer *iob;
  6187. QETH_DBF_TEXT(trace,4,"simassp6");
  6188. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6189. 0, QETH_PROT_IPV6);
  6190. rc = qeth_send_setassparms(card, iob, 0, 0,
  6191. qeth_default_setassparms_cb, NULL);
  6192. return rc;
  6193. }
  6194. #endif
  6195. static int
  6196. qeth_send_simple_setassparms(struct qeth_card *card,
  6197. enum qeth_ipa_funcs ipa_func,
  6198. __u16 cmd_code, long data)
  6199. {
  6200. int rc;
  6201. int length = 0;
  6202. struct qeth_cmd_buffer *iob;
  6203. QETH_DBF_TEXT(trace,4,"simassp4");
  6204. if (data)
  6205. length = sizeof(__u32);
  6206. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6207. length, QETH_PROT_IPV4);
  6208. rc = qeth_send_setassparms(card, iob, length, data,
  6209. qeth_default_setassparms_cb, NULL);
  6210. return rc;
  6211. }
  6212. static inline int
  6213. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6214. {
  6215. int rc;
  6216. QETH_DBF_TEXT(trace,3,"ipaarp");
  6217. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6218. PRINT_WARN("ARP processing not supported "
  6219. "on %s!\n", QETH_CARD_IFNAME(card));
  6220. return 0;
  6221. }
  6222. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6223. IPA_CMD_ASS_START, 0);
  6224. if (rc) {
  6225. PRINT_WARN("Could not start ARP processing "
  6226. "assist on %s: 0x%x\n",
  6227. QETH_CARD_IFNAME(card), rc);
  6228. }
  6229. return rc;
  6230. }
  6231. static int
  6232. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6233. {
  6234. int rc;
  6235. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6236. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6237. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6238. QETH_CARD_IFNAME(card));
  6239. return -EOPNOTSUPP;
  6240. }
  6241. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6242. IPA_CMD_ASS_START, 0);
  6243. if (rc) {
  6244. PRINT_WARN("Could not start Hardware IP fragmentation "
  6245. "assist on %s: 0x%x\n",
  6246. QETH_CARD_IFNAME(card), rc);
  6247. } else
  6248. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6249. return rc;
  6250. }
  6251. static int
  6252. qeth_start_ipa_source_mac(struct qeth_card *card)
  6253. {
  6254. int rc;
  6255. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6256. if (!card->options.fake_ll)
  6257. return -EOPNOTSUPP;
  6258. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6259. PRINT_INFO("Inbound source address not "
  6260. "supported on %s\n", QETH_CARD_IFNAME(card));
  6261. return -EOPNOTSUPP;
  6262. }
  6263. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6264. IPA_CMD_ASS_START, 0);
  6265. if (rc)
  6266. PRINT_WARN("Could not start inbound source "
  6267. "assist on %s: 0x%x\n",
  6268. QETH_CARD_IFNAME(card), rc);
  6269. return rc;
  6270. }
  6271. static int
  6272. qeth_start_ipa_vlan(struct qeth_card *card)
  6273. {
  6274. int rc = 0;
  6275. QETH_DBF_TEXT(trace,3,"strtvlan");
  6276. #ifdef CONFIG_QETH_VLAN
  6277. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6278. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6279. return -EOPNOTSUPP;
  6280. }
  6281. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6282. IPA_CMD_ASS_START,0);
  6283. if (rc) {
  6284. PRINT_WARN("Could not start vlan "
  6285. "assist on %s: 0x%x\n",
  6286. QETH_CARD_IFNAME(card), rc);
  6287. } else {
  6288. PRINT_INFO("VLAN enabled \n");
  6289. card->dev->features |=
  6290. NETIF_F_HW_VLAN_FILTER |
  6291. NETIF_F_HW_VLAN_TX |
  6292. NETIF_F_HW_VLAN_RX;
  6293. }
  6294. #endif /* QETH_VLAN */
  6295. return rc;
  6296. }
  6297. static int
  6298. qeth_start_ipa_multicast(struct qeth_card *card)
  6299. {
  6300. int rc;
  6301. QETH_DBF_TEXT(trace,3,"stmcast");
  6302. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6303. PRINT_WARN("Multicast not supported on %s\n",
  6304. QETH_CARD_IFNAME(card));
  6305. return -EOPNOTSUPP;
  6306. }
  6307. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6308. IPA_CMD_ASS_START,0);
  6309. if (rc) {
  6310. PRINT_WARN("Could not start multicast "
  6311. "assist on %s: rc=%i\n",
  6312. QETH_CARD_IFNAME(card), rc);
  6313. } else {
  6314. PRINT_INFO("Multicast enabled\n");
  6315. card->dev->flags |= IFF_MULTICAST;
  6316. }
  6317. return rc;
  6318. }
  6319. #ifdef CONFIG_QETH_IPV6
  6320. static int
  6321. qeth_softsetup_ipv6(struct qeth_card *card)
  6322. {
  6323. int rc;
  6324. QETH_DBF_TEXT(trace,3,"softipv6");
  6325. netif_stop_queue(card->dev);
  6326. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6327. if (rc) {
  6328. PRINT_ERR("IPv6 startlan failed on %s\n",
  6329. QETH_CARD_IFNAME(card));
  6330. return rc;
  6331. }
  6332. netif_wake_queue(card->dev);
  6333. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6334. if (rc) {
  6335. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6336. QETH_CARD_IFNAME(card));
  6337. return rc;
  6338. }
  6339. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6340. IPA_CMD_ASS_START, 3);
  6341. if (rc) {
  6342. PRINT_WARN("IPv6 start assist (version 4) failed "
  6343. "on %s: 0x%x\n",
  6344. QETH_CARD_IFNAME(card), rc);
  6345. return rc;
  6346. }
  6347. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6348. IPA_CMD_ASS_START);
  6349. if (rc) {
  6350. PRINT_WARN("IPV6 start assist (version 6) failed "
  6351. "on %s: 0x%x\n",
  6352. QETH_CARD_IFNAME(card), rc);
  6353. return rc;
  6354. }
  6355. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6356. IPA_CMD_ASS_START);
  6357. if (rc) {
  6358. PRINT_WARN("Could not enable passthrough "
  6359. "on %s: 0x%x\n",
  6360. QETH_CARD_IFNAME(card), rc);
  6361. return rc;
  6362. }
  6363. PRINT_INFO("IPV6 enabled \n");
  6364. return 0;
  6365. }
  6366. #endif
  6367. static int
  6368. qeth_start_ipa_ipv6(struct qeth_card *card)
  6369. {
  6370. int rc = 0;
  6371. #ifdef CONFIG_QETH_IPV6
  6372. QETH_DBF_TEXT(trace,3,"strtipv6");
  6373. if (!qeth_is_supported(card, IPA_IPV6)) {
  6374. PRINT_WARN("IPv6 not supported on %s\n",
  6375. QETH_CARD_IFNAME(card));
  6376. return 0;
  6377. }
  6378. rc = qeth_softsetup_ipv6(card);
  6379. #endif
  6380. return rc ;
  6381. }
  6382. static int
  6383. qeth_start_ipa_broadcast(struct qeth_card *card)
  6384. {
  6385. int rc;
  6386. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6387. card->info.broadcast_capable = 0;
  6388. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6389. PRINT_WARN("Broadcast not supported on %s\n",
  6390. QETH_CARD_IFNAME(card));
  6391. rc = -EOPNOTSUPP;
  6392. goto out;
  6393. }
  6394. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6395. IPA_CMD_ASS_START, 0);
  6396. if (rc) {
  6397. PRINT_WARN("Could not enable broadcasting filtering "
  6398. "on %s: 0x%x\n",
  6399. QETH_CARD_IFNAME(card), rc);
  6400. goto out;
  6401. }
  6402. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6403. IPA_CMD_ASS_CONFIGURE, 1);
  6404. if (rc) {
  6405. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6406. QETH_CARD_IFNAME(card), rc);
  6407. goto out;
  6408. }
  6409. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6410. PRINT_INFO("Broadcast enabled \n");
  6411. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6412. IPA_CMD_ASS_ENABLE, 1);
  6413. if (rc) {
  6414. PRINT_WARN("Could not set up broadcast echo filtering on "
  6415. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6416. goto out;
  6417. }
  6418. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6419. out:
  6420. if (card->info.broadcast_capable)
  6421. card->dev->flags |= IFF_BROADCAST;
  6422. else
  6423. card->dev->flags &= ~IFF_BROADCAST;
  6424. return rc;
  6425. }
  6426. static int
  6427. qeth_send_checksum_command(struct qeth_card *card)
  6428. {
  6429. int rc;
  6430. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6431. IPA_CMD_ASS_START, 0);
  6432. if (rc) {
  6433. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6434. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6435. QETH_CARD_IFNAME(card), rc);
  6436. return rc;
  6437. }
  6438. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6439. IPA_CMD_ASS_ENABLE,
  6440. card->info.csum_mask);
  6441. if (rc) {
  6442. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6443. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6444. QETH_CARD_IFNAME(card), rc);
  6445. return rc;
  6446. }
  6447. return 0;
  6448. }
  6449. static int
  6450. qeth_start_ipa_checksum(struct qeth_card *card)
  6451. {
  6452. int rc = 0;
  6453. QETH_DBF_TEXT(trace,3,"strtcsum");
  6454. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6455. PRINT_WARN("Using no checksumming on %s.\n",
  6456. QETH_CARD_IFNAME(card));
  6457. return 0;
  6458. }
  6459. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6460. PRINT_WARN("Using SW checksumming on %s.\n",
  6461. QETH_CARD_IFNAME(card));
  6462. return 0;
  6463. }
  6464. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6465. PRINT_WARN("Inbound HW Checksumming not "
  6466. "supported on %s,\ncontinuing "
  6467. "using Inbound SW Checksumming\n",
  6468. QETH_CARD_IFNAME(card));
  6469. card->options.checksum_type = SW_CHECKSUMMING;
  6470. return 0;
  6471. }
  6472. rc = qeth_send_checksum_command(card);
  6473. if (!rc) {
  6474. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6475. }
  6476. return rc;
  6477. }
  6478. static int
  6479. qeth_start_ipa_tso(struct qeth_card *card)
  6480. {
  6481. int rc;
  6482. QETH_DBF_TEXT(trace,3,"sttso");
  6483. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6484. PRINT_WARN("Outbound TSO not supported on %s\n",
  6485. QETH_CARD_IFNAME(card));
  6486. rc = -EOPNOTSUPP;
  6487. } else {
  6488. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6489. IPA_CMD_ASS_START,0);
  6490. if (rc)
  6491. PRINT_WARN("Could not start outbound TSO "
  6492. "assist on %s: rc=%i\n",
  6493. QETH_CARD_IFNAME(card), rc);
  6494. else
  6495. PRINT_INFO("Outbound TSO enabled\n");
  6496. }
  6497. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6498. card->options.large_send = QETH_LARGE_SEND_NO;
  6499. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6500. }
  6501. return rc;
  6502. }
  6503. static int
  6504. qeth_start_ipassists(struct qeth_card *card)
  6505. {
  6506. QETH_DBF_TEXT(trace,3,"strtipas");
  6507. qeth_start_ipa_arp_processing(card); /* go on*/
  6508. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6509. qeth_start_ipa_source_mac(card); /* go on*/
  6510. qeth_start_ipa_vlan(card); /* go on*/
  6511. qeth_start_ipa_multicast(card); /* go on*/
  6512. qeth_start_ipa_ipv6(card); /* go on*/
  6513. qeth_start_ipa_broadcast(card); /* go on*/
  6514. qeth_start_ipa_checksum(card); /* go on*/
  6515. qeth_start_ipa_tso(card); /* go on*/
  6516. return 0;
  6517. }
  6518. static int
  6519. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6520. enum qeth_prot_versions prot)
  6521. {
  6522. int rc;
  6523. struct qeth_ipa_cmd *cmd;
  6524. struct qeth_cmd_buffer *iob;
  6525. QETH_DBF_TEXT(trace,4,"setroutg");
  6526. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6527. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6528. cmd->data.setrtg.type = (type);
  6529. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6530. return rc;
  6531. }
  6532. static void
  6533. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6534. enum qeth_prot_versions prot)
  6535. {
  6536. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6537. switch (*type) {
  6538. case NO_ROUTER:
  6539. case PRIMARY_CONNECTOR:
  6540. case SECONDARY_CONNECTOR:
  6541. case MULTICAST_ROUTER:
  6542. return;
  6543. default:
  6544. goto out_inval;
  6545. }
  6546. } else {
  6547. switch (*type) {
  6548. case NO_ROUTER:
  6549. case PRIMARY_ROUTER:
  6550. case SECONDARY_ROUTER:
  6551. return;
  6552. case MULTICAST_ROUTER:
  6553. if (qeth_is_ipafunc_supported(card, prot,
  6554. IPA_OSA_MC_ROUTER))
  6555. return;
  6556. default:
  6557. goto out_inval;
  6558. }
  6559. }
  6560. out_inval:
  6561. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6562. "Router status set to 'no router'.\n",
  6563. ((*type == PRIMARY_ROUTER)? "primary router" :
  6564. (*type == SECONDARY_ROUTER)? "secondary router" :
  6565. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6566. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6567. (*type == MULTICAST_ROUTER)? "multicast router" :
  6568. "unknown"),
  6569. card->dev->name);
  6570. *type = NO_ROUTER;
  6571. }
  6572. int
  6573. qeth_setrouting_v4(struct qeth_card *card)
  6574. {
  6575. int rc;
  6576. QETH_DBF_TEXT(trace,3,"setrtg4");
  6577. qeth_correct_routing_type(card, &card->options.route4.type,
  6578. QETH_PROT_IPV4);
  6579. rc = qeth_send_setrouting(card, card->options.route4.type,
  6580. QETH_PROT_IPV4);
  6581. if (rc) {
  6582. card->options.route4.type = NO_ROUTER;
  6583. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6584. "Type set to 'no router'.\n",
  6585. rc, QETH_CARD_IFNAME(card));
  6586. }
  6587. return rc;
  6588. }
  6589. int
  6590. qeth_setrouting_v6(struct qeth_card *card)
  6591. {
  6592. int rc = 0;
  6593. QETH_DBF_TEXT(trace,3,"setrtg6");
  6594. #ifdef CONFIG_QETH_IPV6
  6595. qeth_correct_routing_type(card, &card->options.route6.type,
  6596. QETH_PROT_IPV6);
  6597. if ((card->options.route6.type == NO_ROUTER) ||
  6598. ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  6599. (card->options.route6.type == MULTICAST_ROUTER) &&
  6600. !qeth_is_supported6(card,IPA_OSA_MC_ROUTER)))
  6601. return 0;
  6602. rc = qeth_send_setrouting(card, card->options.route6.type,
  6603. QETH_PROT_IPV6);
  6604. if (rc) {
  6605. card->options.route6.type = NO_ROUTER;
  6606. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6607. "Type set to 'no router'.\n",
  6608. rc, QETH_CARD_IFNAME(card));
  6609. }
  6610. #endif
  6611. return rc;
  6612. }
  6613. int
  6614. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6615. {
  6616. int rc = 0;
  6617. if (card->dev == NULL) {
  6618. card->options.large_send = type;
  6619. return 0;
  6620. }
  6621. netif_stop_queue(card->dev);
  6622. card->options.large_send = type;
  6623. switch (card->options.large_send) {
  6624. case QETH_LARGE_SEND_EDDP:
  6625. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6626. break;
  6627. case QETH_LARGE_SEND_TSO:
  6628. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6629. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6630. } else {
  6631. PRINT_WARN("TSO not supported on %s. "
  6632. "large_send set to 'no'.\n",
  6633. card->dev->name);
  6634. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6635. card->options.large_send = QETH_LARGE_SEND_NO;
  6636. rc = -EOPNOTSUPP;
  6637. }
  6638. break;
  6639. default: /* includes QETH_LARGE_SEND_NO */
  6640. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6641. break;
  6642. }
  6643. netif_wake_queue(card->dev);
  6644. return rc;
  6645. }
  6646. /*
  6647. * softsetup card: init IPA stuff
  6648. */
  6649. static int
  6650. qeth_softsetup_card(struct qeth_card *card)
  6651. {
  6652. int rc;
  6653. QETH_DBF_TEXT(setup, 2, "softsetp");
  6654. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6655. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6656. if (rc == 0xe080){
  6657. PRINT_WARN("LAN on card %s if offline! "
  6658. "Continuing softsetup.\n",
  6659. CARD_BUS_ID(card));
  6660. card->lan_online = 0;
  6661. } else
  6662. return rc;
  6663. } else
  6664. card->lan_online = 1;
  6665. if (card->info.type==QETH_CARD_TYPE_OSN)
  6666. goto out;
  6667. qeth_set_large_send(card, card->options.large_send);
  6668. if (card->options.layer2) {
  6669. card->dev->features |=
  6670. NETIF_F_HW_VLAN_FILTER |
  6671. NETIF_F_HW_VLAN_TX |
  6672. NETIF_F_HW_VLAN_RX;
  6673. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6674. card->info.broadcast_capable=1;
  6675. if ((rc = qeth_layer2_initialize(card))) {
  6676. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6677. return rc;
  6678. }
  6679. #ifdef CONFIG_QETH_VLAN
  6680. qeth_layer2_process_vlans(card, 0);
  6681. #endif
  6682. goto out;
  6683. }
  6684. if ((rc = qeth_setadapter_parms(card)))
  6685. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6686. if ((rc = qeth_start_ipassists(card)))
  6687. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6688. if ((rc = qeth_setrouting_v4(card)))
  6689. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6690. if ((rc = qeth_setrouting_v6(card)))
  6691. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6692. out:
  6693. netif_stop_queue(card->dev);
  6694. return 0;
  6695. }
  6696. #ifdef CONFIG_QETH_IPV6
  6697. static int
  6698. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6699. unsigned long data)
  6700. {
  6701. struct qeth_ipa_cmd *cmd;
  6702. cmd = (struct qeth_ipa_cmd *) data;
  6703. if (cmd->hdr.return_code == 0)
  6704. card->info.unique_id = *((__u16 *)
  6705. &cmd->data.create_destroy_addr.unique_id[6]);
  6706. else {
  6707. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6708. UNIQUE_ID_NOT_BY_CARD;
  6709. PRINT_WARN("couldn't get a unique id from the card on device "
  6710. "%s (result=x%x), using default id. ipv6 "
  6711. "autoconfig on other lpars may lead to duplicate "
  6712. "ip addresses. please use manually "
  6713. "configured ones.\n",
  6714. CARD_BUS_ID(card), cmd->hdr.return_code);
  6715. }
  6716. return 0;
  6717. }
  6718. #endif
  6719. static int
  6720. qeth_put_unique_id(struct qeth_card *card)
  6721. {
  6722. int rc = 0;
  6723. #ifdef CONFIG_QETH_IPV6
  6724. struct qeth_cmd_buffer *iob;
  6725. struct qeth_ipa_cmd *cmd;
  6726. QETH_DBF_TEXT(trace,2,"puniqeid");
  6727. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6728. UNIQUE_ID_NOT_BY_CARD)
  6729. return -1;
  6730. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6731. QETH_PROT_IPV6);
  6732. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6733. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6734. card->info.unique_id;
  6735. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6736. card->dev->dev_addr, OSA_ADDR_LEN);
  6737. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6738. #else
  6739. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6740. UNIQUE_ID_NOT_BY_CARD;
  6741. #endif
  6742. return rc;
  6743. }
  6744. /**
  6745. * Clear IP List
  6746. */
  6747. static void
  6748. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6749. {
  6750. struct qeth_ipaddr *addr, *tmp;
  6751. unsigned long flags;
  6752. QETH_DBF_TEXT(trace,4,"clearip");
  6753. spin_lock_irqsave(&card->ip_lock, flags);
  6754. /* clear todo list */
  6755. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6756. list_del(&addr->entry);
  6757. kfree(addr);
  6758. }
  6759. while (!list_empty(&card->ip_list)) {
  6760. addr = list_entry(card->ip_list.next,
  6761. struct qeth_ipaddr, entry);
  6762. list_del_init(&addr->entry);
  6763. if (clean) {
  6764. spin_unlock_irqrestore(&card->ip_lock, flags);
  6765. qeth_deregister_addr_entry(card, addr);
  6766. spin_lock_irqsave(&card->ip_lock, flags);
  6767. }
  6768. if (!recover || addr->is_multicast) {
  6769. kfree(addr);
  6770. continue;
  6771. }
  6772. list_add_tail(&addr->entry, card->ip_tbd_list);
  6773. }
  6774. spin_unlock_irqrestore(&card->ip_lock, flags);
  6775. }
  6776. static void
  6777. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6778. int clear_start_mask)
  6779. {
  6780. unsigned long flags;
  6781. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6782. card->thread_allowed_mask = threads;
  6783. if (clear_start_mask)
  6784. card->thread_start_mask &= threads;
  6785. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6786. wake_up(&card->wait_q);
  6787. }
  6788. static inline int
  6789. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6790. {
  6791. unsigned long flags;
  6792. int rc = 0;
  6793. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6794. rc = (card->thread_running_mask & threads);
  6795. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6796. return rc;
  6797. }
  6798. static int
  6799. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6800. {
  6801. return wait_event_interruptible(card->wait_q,
  6802. qeth_threads_running(card, threads) == 0);
  6803. }
  6804. static int
  6805. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6806. {
  6807. int rc = 0;
  6808. QETH_DBF_TEXT(setup ,2,"stopcard");
  6809. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6810. qeth_set_allowed_threads(card, 0, 1);
  6811. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6812. return -ERESTARTSYS;
  6813. if (card->read.state == CH_STATE_UP &&
  6814. card->write.state == CH_STATE_UP &&
  6815. (card->state == CARD_STATE_UP)) {
  6816. if (recovery_mode &&
  6817. card->info.type != QETH_CARD_TYPE_OSN) {
  6818. qeth_stop(card->dev);
  6819. } else {
  6820. rtnl_lock();
  6821. dev_close(card->dev);
  6822. rtnl_unlock();
  6823. }
  6824. if (!card->use_hard_stop) {
  6825. __u8 *mac = &card->dev->dev_addr[0];
  6826. rc = qeth_layer2_send_delmac(card, mac);
  6827. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6828. if ((rc = qeth_send_stoplan(card)))
  6829. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6830. }
  6831. card->state = CARD_STATE_SOFTSETUP;
  6832. }
  6833. if (card->state == CARD_STATE_SOFTSETUP) {
  6834. #ifdef CONFIG_QETH_VLAN
  6835. if (card->options.layer2)
  6836. qeth_layer2_process_vlans(card, 1);
  6837. #endif
  6838. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6839. qeth_clear_ipacmd_list(card);
  6840. card->state = CARD_STATE_HARDSETUP;
  6841. }
  6842. if (card->state == CARD_STATE_HARDSETUP) {
  6843. if ((!card->use_hard_stop) &&
  6844. (!card->options.layer2))
  6845. if ((rc = qeth_put_unique_id(card)))
  6846. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6847. qeth_qdio_clear_card(card, 0);
  6848. qeth_clear_qdio_buffers(card);
  6849. qeth_clear_working_pool_list(card);
  6850. card->state = CARD_STATE_DOWN;
  6851. }
  6852. if (card->state == CARD_STATE_DOWN) {
  6853. qeth_clear_cmd_buffers(&card->read);
  6854. qeth_clear_cmd_buffers(&card->write);
  6855. }
  6856. card->use_hard_stop = 0;
  6857. return rc;
  6858. }
  6859. static int
  6860. qeth_get_unique_id(struct qeth_card *card)
  6861. {
  6862. int rc = 0;
  6863. #ifdef CONFIG_QETH_IPV6
  6864. struct qeth_cmd_buffer *iob;
  6865. struct qeth_ipa_cmd *cmd;
  6866. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6867. if (!qeth_is_supported(card,IPA_IPV6)) {
  6868. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6869. UNIQUE_ID_NOT_BY_CARD;
  6870. return 0;
  6871. }
  6872. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6873. QETH_PROT_IPV6);
  6874. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6875. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6876. card->info.unique_id;
  6877. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6878. #else
  6879. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6880. UNIQUE_ID_NOT_BY_CARD;
  6881. #endif
  6882. return rc;
  6883. }
  6884. static void
  6885. qeth_print_status_with_portname(struct qeth_card *card)
  6886. {
  6887. char dbf_text[15];
  6888. int i;
  6889. sprintf(dbf_text, "%s", card->info.portname + 1);
  6890. for (i = 0; i < 8; i++)
  6891. dbf_text[i] =
  6892. (char) _ebcasc[(__u8) dbf_text[i]];
  6893. dbf_text[8] = 0;
  6894. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6895. "with link type %s (portname: %s)\n",
  6896. CARD_RDEV_ID(card),
  6897. CARD_WDEV_ID(card),
  6898. CARD_DDEV_ID(card),
  6899. qeth_get_cardname(card),
  6900. (card->info.mcl_level[0]) ? " (level: " : "",
  6901. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6902. (card->info.mcl_level[0]) ? ")" : "",
  6903. qeth_get_cardname_short(card),
  6904. dbf_text);
  6905. }
  6906. static void
  6907. qeth_print_status_no_portname(struct qeth_card *card)
  6908. {
  6909. if (card->info.portname[0])
  6910. printk("qeth: Device %s/%s/%s is a%s "
  6911. "card%s%s%s\nwith link type %s "
  6912. "(no portname needed by interface).\n",
  6913. CARD_RDEV_ID(card),
  6914. CARD_WDEV_ID(card),
  6915. CARD_DDEV_ID(card),
  6916. qeth_get_cardname(card),
  6917. (card->info.mcl_level[0]) ? " (level: " : "",
  6918. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6919. (card->info.mcl_level[0]) ? ")" : "",
  6920. qeth_get_cardname_short(card));
  6921. else
  6922. printk("qeth: Device %s/%s/%s is a%s "
  6923. "card%s%s%s\nwith link type %s.\n",
  6924. CARD_RDEV_ID(card),
  6925. CARD_WDEV_ID(card),
  6926. CARD_DDEV_ID(card),
  6927. qeth_get_cardname(card),
  6928. (card->info.mcl_level[0]) ? " (level: " : "",
  6929. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6930. (card->info.mcl_level[0]) ? ")" : "",
  6931. qeth_get_cardname_short(card));
  6932. }
  6933. static void
  6934. qeth_print_status_message(struct qeth_card *card)
  6935. {
  6936. switch (card->info.type) {
  6937. case QETH_CARD_TYPE_OSAE:
  6938. /* VM will use a non-zero first character
  6939. * to indicate a HiperSockets like reporting
  6940. * of the level OSA sets the first character to zero
  6941. * */
  6942. if (!card->info.mcl_level[0]) {
  6943. sprintf(card->info.mcl_level,"%02x%02x",
  6944. card->info.mcl_level[2],
  6945. card->info.mcl_level[3]);
  6946. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6947. break;
  6948. }
  6949. /* fallthrough */
  6950. case QETH_CARD_TYPE_IQD:
  6951. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6952. card->info.mcl_level[0]];
  6953. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6954. card->info.mcl_level[1]];
  6955. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6956. card->info.mcl_level[2]];
  6957. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6958. card->info.mcl_level[3]];
  6959. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6960. break;
  6961. default:
  6962. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6963. }
  6964. if (card->info.portname_required)
  6965. qeth_print_status_with_portname(card);
  6966. else
  6967. qeth_print_status_no_portname(card);
  6968. }
  6969. static int
  6970. qeth_register_netdev(struct qeth_card *card)
  6971. {
  6972. QETH_DBF_TEXT(setup, 3, "regnetd");
  6973. if (card->dev->reg_state != NETREG_UNINITIALIZED) {
  6974. qeth_netdev_init(card->dev);
  6975. return 0;
  6976. }
  6977. /* sysfs magic */
  6978. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6979. return register_netdev(card->dev);
  6980. }
  6981. static void
  6982. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6983. {
  6984. QETH_DBF_TEXT(setup ,2, "startag");
  6985. if (recovery_mode &&
  6986. card->info.type != QETH_CARD_TYPE_OSN) {
  6987. qeth_open(card->dev);
  6988. } else {
  6989. rtnl_lock();
  6990. dev_open(card->dev);
  6991. rtnl_unlock();
  6992. }
  6993. /* this also sets saved unicast addresses */
  6994. qeth_set_multicast_list(card->dev);
  6995. }
  6996. /* Layer 2 specific stuff */
  6997. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6998. if (card->options.option == value) { \
  6999. PRINT_ERR("%s not supported with layer 2 " \
  7000. "functionality, ignoring option on read" \
  7001. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7002. card->options.option = reset_value; \
  7003. }
  7004. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  7005. if (card->options.option != value) { \
  7006. PRINT_ERR("%s not supported with layer 2 " \
  7007. "functionality, ignoring option on read" \
  7008. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7009. card->options.option = reset_value; \
  7010. }
  7011. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7012. {
  7013. if (card->options.layer2 == 0)
  7014. return;
  7015. if (card->info.type == QETH_CARD_TYPE_OSN)
  7016. return;
  7017. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7018. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7019. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7020. card->options.layer2 = 0;
  7021. return;
  7022. }
  7023. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7024. "Routing options are");
  7025. #ifdef CONFIG_QETH_IPV6
  7026. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7027. "Routing options are");
  7028. #endif
  7029. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7030. QETH_CHECKSUM_DEFAULT,
  7031. "Checksumming options are");
  7032. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7033. QETH_TR_BROADCAST_ALLRINGS,
  7034. "Broadcast mode options are");
  7035. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7036. QETH_TR_MACADDR_NONCANONICAL,
  7037. "Canonical MAC addr options are");
  7038. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7039. "Broadcast faking options are");
  7040. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7041. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7042. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7043. }
  7044. static int
  7045. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7046. {
  7047. struct qeth_card *card = gdev->dev.driver_data;
  7048. int rc = 0;
  7049. enum qeth_card_states recover_flag;
  7050. BUG_ON(!card);
  7051. QETH_DBF_TEXT(setup ,2, "setonlin");
  7052. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7053. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7054. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7055. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7056. CARD_BUS_ID(card));
  7057. return -ERESTARTSYS;
  7058. }
  7059. recover_flag = card->state;
  7060. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7061. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7062. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7063. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7064. return -EIO;
  7065. }
  7066. qeth_make_parameters_consistent(card);
  7067. if ((rc = qeth_hardsetup_card(card))){
  7068. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7069. goto out_remove;
  7070. }
  7071. card->state = CARD_STATE_HARDSETUP;
  7072. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7073. rc = qeth_get_unique_id(card);
  7074. if (rc && card->options.layer2 == 0) {
  7075. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7076. goto out_remove;
  7077. }
  7078. qeth_print_status_message(card);
  7079. if ((rc = qeth_register_netdev(card))){
  7080. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7081. goto out_remove;
  7082. }
  7083. if ((rc = qeth_softsetup_card(card))){
  7084. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7085. goto out_remove;
  7086. }
  7087. card->state = CARD_STATE_SOFTSETUP;
  7088. if ((rc = qeth_init_qdio_queues(card))){
  7089. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7090. goto out_remove;
  7091. }
  7092. netif_carrier_on(card->dev);
  7093. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7094. if (recover_flag == CARD_STATE_RECOVER)
  7095. qeth_start_again(card, recovery_mode);
  7096. qeth_notify_processes();
  7097. return 0;
  7098. out_remove:
  7099. card->use_hard_stop = 1;
  7100. qeth_stop_card(card, 0);
  7101. ccw_device_set_offline(CARD_DDEV(card));
  7102. ccw_device_set_offline(CARD_WDEV(card));
  7103. ccw_device_set_offline(CARD_RDEV(card));
  7104. if (recover_flag == CARD_STATE_RECOVER)
  7105. card->state = CARD_STATE_RECOVER;
  7106. else
  7107. card->state = CARD_STATE_DOWN;
  7108. return -ENODEV;
  7109. }
  7110. static int
  7111. qeth_set_online(struct ccwgroup_device *gdev)
  7112. {
  7113. return __qeth_set_online(gdev, 0);
  7114. }
  7115. static struct ccw_device_id qeth_ids[] = {
  7116. {CCW_DEVICE(0x1731, 0x01), driver_info:QETH_CARD_TYPE_OSAE},
  7117. {CCW_DEVICE(0x1731, 0x05), driver_info:QETH_CARD_TYPE_IQD},
  7118. {CCW_DEVICE(0x1731, 0x06), driver_info:QETH_CARD_TYPE_OSN},
  7119. {},
  7120. };
  7121. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7122. struct device *qeth_root_dev = NULL;
  7123. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7124. .owner = THIS_MODULE,
  7125. .name = "qeth",
  7126. .driver_id = 0xD8C5E3C8,
  7127. .probe = qeth_probe_device,
  7128. .remove = qeth_remove_device,
  7129. .set_online = qeth_set_online,
  7130. .set_offline = qeth_set_offline,
  7131. };
  7132. struct ccw_driver qeth_ccw_driver = {
  7133. .name = "qeth",
  7134. .ids = qeth_ids,
  7135. .probe = ccwgroup_probe_ccwdev,
  7136. .remove = ccwgroup_remove_ccwdev,
  7137. };
  7138. static void
  7139. qeth_unregister_dbf_views(void)
  7140. {
  7141. if (qeth_dbf_setup)
  7142. debug_unregister(qeth_dbf_setup);
  7143. if (qeth_dbf_qerr)
  7144. debug_unregister(qeth_dbf_qerr);
  7145. if (qeth_dbf_sense)
  7146. debug_unregister(qeth_dbf_sense);
  7147. if (qeth_dbf_misc)
  7148. debug_unregister(qeth_dbf_misc);
  7149. if (qeth_dbf_data)
  7150. debug_unregister(qeth_dbf_data);
  7151. if (qeth_dbf_control)
  7152. debug_unregister(qeth_dbf_control);
  7153. if (qeth_dbf_trace)
  7154. debug_unregister(qeth_dbf_trace);
  7155. }
  7156. static int
  7157. qeth_register_dbf_views(void)
  7158. {
  7159. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7160. QETH_DBF_SETUP_PAGES,
  7161. QETH_DBF_SETUP_NR_AREAS,
  7162. QETH_DBF_SETUP_LEN);
  7163. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7164. QETH_DBF_MISC_PAGES,
  7165. QETH_DBF_MISC_NR_AREAS,
  7166. QETH_DBF_MISC_LEN);
  7167. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7168. QETH_DBF_DATA_PAGES,
  7169. QETH_DBF_DATA_NR_AREAS,
  7170. QETH_DBF_DATA_LEN);
  7171. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7172. QETH_DBF_CONTROL_PAGES,
  7173. QETH_DBF_CONTROL_NR_AREAS,
  7174. QETH_DBF_CONTROL_LEN);
  7175. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7176. QETH_DBF_SENSE_PAGES,
  7177. QETH_DBF_SENSE_NR_AREAS,
  7178. QETH_DBF_SENSE_LEN);
  7179. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7180. QETH_DBF_QERR_PAGES,
  7181. QETH_DBF_QERR_NR_AREAS,
  7182. QETH_DBF_QERR_LEN);
  7183. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7184. QETH_DBF_TRACE_PAGES,
  7185. QETH_DBF_TRACE_NR_AREAS,
  7186. QETH_DBF_TRACE_LEN);
  7187. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7188. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7189. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7190. (qeth_dbf_trace == NULL)) {
  7191. qeth_unregister_dbf_views();
  7192. return -ENOMEM;
  7193. }
  7194. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7195. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7196. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7197. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7198. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7199. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7200. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7201. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7202. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7203. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7204. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7205. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7206. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7207. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7208. return 0;
  7209. }
  7210. #ifdef CONFIG_QETH_IPV6
  7211. extern struct neigh_table arp_tbl;
  7212. static struct neigh_ops *arp_direct_ops;
  7213. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7214. static struct neigh_ops arp_direct_ops_template = {
  7215. .family = AF_INET,
  7216. .destructor = NULL,
  7217. .solicit = NULL,
  7218. .error_report = NULL,
  7219. .output = dev_queue_xmit,
  7220. .connected_output = dev_queue_xmit,
  7221. .hh_output = dev_queue_xmit,
  7222. .queue_xmit = dev_queue_xmit
  7223. };
  7224. static int
  7225. qeth_arp_constructor(struct neighbour *neigh)
  7226. {
  7227. struct net_device *dev = neigh->dev;
  7228. struct in_device *in_dev;
  7229. struct neigh_parms *parms;
  7230. struct qeth_card *card;
  7231. card = qeth_get_card_from_dev(dev);
  7232. if (card == NULL)
  7233. goto out;
  7234. if((card->options.layer2) ||
  7235. (card->dev->hard_header == qeth_fake_header))
  7236. goto out;
  7237. rcu_read_lock();
  7238. in_dev = __in_dev_get_rcu(dev);
  7239. if (in_dev == NULL) {
  7240. rcu_read_unlock();
  7241. return -EINVAL;
  7242. }
  7243. parms = in_dev->arp_parms;
  7244. __neigh_parms_put(neigh->parms);
  7245. neigh->parms = neigh_parms_clone(parms);
  7246. rcu_read_unlock();
  7247. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  7248. neigh->nud_state = NUD_NOARP;
  7249. neigh->ops = arp_direct_ops;
  7250. neigh->output = neigh->ops->queue_xmit;
  7251. return 0;
  7252. out:
  7253. return qeth_old_arp_constructor(neigh);
  7254. }
  7255. #endif /*CONFIG_QETH_IPV6*/
  7256. /*
  7257. * IP address takeover related functions
  7258. */
  7259. static void
  7260. qeth_clear_ipato_list(struct qeth_card *card)
  7261. {
  7262. struct qeth_ipato_entry *ipatoe, *tmp;
  7263. unsigned long flags;
  7264. spin_lock_irqsave(&card->ip_lock, flags);
  7265. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7266. list_del(&ipatoe->entry);
  7267. kfree(ipatoe);
  7268. }
  7269. spin_unlock_irqrestore(&card->ip_lock, flags);
  7270. }
  7271. int
  7272. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7273. {
  7274. struct qeth_ipato_entry *ipatoe;
  7275. unsigned long flags;
  7276. int rc = 0;
  7277. QETH_DBF_TEXT(trace, 2, "addipato");
  7278. spin_lock_irqsave(&card->ip_lock, flags);
  7279. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7280. if (ipatoe->proto != new->proto)
  7281. continue;
  7282. if (!memcmp(ipatoe->addr, new->addr,
  7283. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7284. (ipatoe->mask_bits == new->mask_bits)){
  7285. PRINT_WARN("ipato entry already exists!\n");
  7286. rc = -EEXIST;
  7287. break;
  7288. }
  7289. }
  7290. if (!rc) {
  7291. list_add_tail(&new->entry, &card->ipato.entries);
  7292. }
  7293. spin_unlock_irqrestore(&card->ip_lock, flags);
  7294. return rc;
  7295. }
  7296. void
  7297. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7298. u8 *addr, int mask_bits)
  7299. {
  7300. struct qeth_ipato_entry *ipatoe, *tmp;
  7301. unsigned long flags;
  7302. QETH_DBF_TEXT(trace, 2, "delipato");
  7303. spin_lock_irqsave(&card->ip_lock, flags);
  7304. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7305. if (ipatoe->proto != proto)
  7306. continue;
  7307. if (!memcmp(ipatoe->addr, addr,
  7308. (proto == QETH_PROT_IPV4)? 4:16) &&
  7309. (ipatoe->mask_bits == mask_bits)){
  7310. list_del(&ipatoe->entry);
  7311. kfree(ipatoe);
  7312. }
  7313. }
  7314. spin_unlock_irqrestore(&card->ip_lock, flags);
  7315. }
  7316. static inline void
  7317. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7318. {
  7319. int i, j;
  7320. u8 octet;
  7321. for (i = 0; i < len; ++i){
  7322. octet = addr[i];
  7323. for (j = 7; j >= 0; --j){
  7324. bits[i*8 + j] = octet & 1;
  7325. octet >>= 1;
  7326. }
  7327. }
  7328. }
  7329. static int
  7330. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7331. {
  7332. struct qeth_ipato_entry *ipatoe;
  7333. u8 addr_bits[128] = {0, };
  7334. u8 ipatoe_bits[128] = {0, };
  7335. int rc = 0;
  7336. if (!card->ipato.enabled)
  7337. return 0;
  7338. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7339. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7340. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7341. if (addr->proto != ipatoe->proto)
  7342. continue;
  7343. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7344. (ipatoe->proto==QETH_PROT_IPV4) ?
  7345. 4:16);
  7346. if (addr->proto == QETH_PROT_IPV4)
  7347. rc = !memcmp(addr_bits, ipatoe_bits,
  7348. min(32, ipatoe->mask_bits));
  7349. else
  7350. rc = !memcmp(addr_bits, ipatoe_bits,
  7351. min(128, ipatoe->mask_bits));
  7352. if (rc)
  7353. break;
  7354. }
  7355. /* invert? */
  7356. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7357. rc = !rc;
  7358. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7359. rc = !rc;
  7360. return rc;
  7361. }
  7362. /*
  7363. * VIPA related functions
  7364. */
  7365. int
  7366. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7367. const u8 *addr)
  7368. {
  7369. struct qeth_ipaddr *ipaddr;
  7370. unsigned long flags;
  7371. int rc = 0;
  7372. ipaddr = qeth_get_addr_buffer(proto);
  7373. if (ipaddr){
  7374. if (proto == QETH_PROT_IPV4){
  7375. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7376. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7377. ipaddr->u.a4.mask = 0;
  7378. #ifdef CONFIG_QETH_IPV6
  7379. } else if (proto == QETH_PROT_IPV6){
  7380. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7381. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7382. ipaddr->u.a6.pfxlen = 0;
  7383. #endif
  7384. }
  7385. ipaddr->type = QETH_IP_TYPE_VIPA;
  7386. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7387. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7388. } else
  7389. return -ENOMEM;
  7390. spin_lock_irqsave(&card->ip_lock, flags);
  7391. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7392. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7393. rc = -EEXIST;
  7394. spin_unlock_irqrestore(&card->ip_lock, flags);
  7395. if (rc){
  7396. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7397. return rc;
  7398. }
  7399. if (!qeth_add_ip(card, ipaddr))
  7400. kfree(ipaddr);
  7401. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7402. schedule_work(&card->kernel_thread_starter);
  7403. return rc;
  7404. }
  7405. void
  7406. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7407. const u8 *addr)
  7408. {
  7409. struct qeth_ipaddr *ipaddr;
  7410. ipaddr = qeth_get_addr_buffer(proto);
  7411. if (ipaddr){
  7412. if (proto == QETH_PROT_IPV4){
  7413. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7414. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7415. ipaddr->u.a4.mask = 0;
  7416. #ifdef CONFIG_QETH_IPV6
  7417. } else if (proto == QETH_PROT_IPV6){
  7418. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7419. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7420. ipaddr->u.a6.pfxlen = 0;
  7421. #endif
  7422. }
  7423. ipaddr->type = QETH_IP_TYPE_VIPA;
  7424. } else
  7425. return;
  7426. if (!qeth_delete_ip(card, ipaddr))
  7427. kfree(ipaddr);
  7428. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7429. schedule_work(&card->kernel_thread_starter);
  7430. }
  7431. /*
  7432. * proxy ARP related functions
  7433. */
  7434. int
  7435. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7436. const u8 *addr)
  7437. {
  7438. struct qeth_ipaddr *ipaddr;
  7439. unsigned long flags;
  7440. int rc = 0;
  7441. ipaddr = qeth_get_addr_buffer(proto);
  7442. if (ipaddr){
  7443. if (proto == QETH_PROT_IPV4){
  7444. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7445. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7446. ipaddr->u.a4.mask = 0;
  7447. #ifdef CONFIG_QETH_IPV6
  7448. } else if (proto == QETH_PROT_IPV6){
  7449. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7450. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7451. ipaddr->u.a6.pfxlen = 0;
  7452. #endif
  7453. }
  7454. ipaddr->type = QETH_IP_TYPE_RXIP;
  7455. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7456. ipaddr->del_flags = 0;
  7457. } else
  7458. return -ENOMEM;
  7459. spin_lock_irqsave(&card->ip_lock, flags);
  7460. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7461. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7462. rc = -EEXIST;
  7463. spin_unlock_irqrestore(&card->ip_lock, flags);
  7464. if (rc){
  7465. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7466. return rc;
  7467. }
  7468. if (!qeth_add_ip(card, ipaddr))
  7469. kfree(ipaddr);
  7470. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7471. schedule_work(&card->kernel_thread_starter);
  7472. return 0;
  7473. }
  7474. void
  7475. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7476. const u8 *addr)
  7477. {
  7478. struct qeth_ipaddr *ipaddr;
  7479. ipaddr = qeth_get_addr_buffer(proto);
  7480. if (ipaddr){
  7481. if (proto == QETH_PROT_IPV4){
  7482. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7483. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7484. ipaddr->u.a4.mask = 0;
  7485. #ifdef CONFIG_QETH_IPV6
  7486. } else if (proto == QETH_PROT_IPV6){
  7487. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7488. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7489. ipaddr->u.a6.pfxlen = 0;
  7490. #endif
  7491. }
  7492. ipaddr->type = QETH_IP_TYPE_RXIP;
  7493. } else
  7494. return;
  7495. if (!qeth_delete_ip(card, ipaddr))
  7496. kfree(ipaddr);
  7497. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7498. schedule_work(&card->kernel_thread_starter);
  7499. }
  7500. /**
  7501. * IP event handler
  7502. */
  7503. static int
  7504. qeth_ip_event(struct notifier_block *this,
  7505. unsigned long event,void *ptr)
  7506. {
  7507. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7508. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7509. struct qeth_ipaddr *addr;
  7510. struct qeth_card *card;
  7511. QETH_DBF_TEXT(trace,3,"ipevent");
  7512. card = qeth_get_card_from_dev(dev);
  7513. if (!card)
  7514. return NOTIFY_DONE;
  7515. if (card->options.layer2)
  7516. return NOTIFY_DONE;
  7517. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7518. if (addr != NULL) {
  7519. addr->u.a4.addr = ifa->ifa_address;
  7520. addr->u.a4.mask = ifa->ifa_mask;
  7521. addr->type = QETH_IP_TYPE_NORMAL;
  7522. } else
  7523. goto out;
  7524. switch(event) {
  7525. case NETDEV_UP:
  7526. if (!qeth_add_ip(card, addr))
  7527. kfree(addr);
  7528. break;
  7529. case NETDEV_DOWN:
  7530. if (!qeth_delete_ip(card, addr))
  7531. kfree(addr);
  7532. break;
  7533. default:
  7534. break;
  7535. }
  7536. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7537. schedule_work(&card->kernel_thread_starter);
  7538. out:
  7539. return NOTIFY_DONE;
  7540. }
  7541. static struct notifier_block qeth_ip_notifier = {
  7542. qeth_ip_event,
  7543. 0
  7544. };
  7545. #ifdef CONFIG_QETH_IPV6
  7546. /**
  7547. * IPv6 event handler
  7548. */
  7549. static int
  7550. qeth_ip6_event(struct notifier_block *this,
  7551. unsigned long event,void *ptr)
  7552. {
  7553. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7554. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7555. struct qeth_ipaddr *addr;
  7556. struct qeth_card *card;
  7557. QETH_DBF_TEXT(trace,3,"ip6event");
  7558. card = qeth_get_card_from_dev(dev);
  7559. if (!card)
  7560. return NOTIFY_DONE;
  7561. if (!qeth_is_supported(card, IPA_IPV6))
  7562. return NOTIFY_DONE;
  7563. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7564. if (addr != NULL) {
  7565. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7566. addr->u.a6.pfxlen = ifa->prefix_len;
  7567. addr->type = QETH_IP_TYPE_NORMAL;
  7568. } else
  7569. goto out;
  7570. switch(event) {
  7571. case NETDEV_UP:
  7572. if (!qeth_add_ip(card, addr))
  7573. kfree(addr);
  7574. break;
  7575. case NETDEV_DOWN:
  7576. if (!qeth_delete_ip(card, addr))
  7577. kfree(addr);
  7578. break;
  7579. default:
  7580. break;
  7581. }
  7582. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7583. schedule_work(&card->kernel_thread_starter);
  7584. out:
  7585. return NOTIFY_DONE;
  7586. }
  7587. static struct notifier_block qeth_ip6_notifier = {
  7588. qeth_ip6_event,
  7589. 0
  7590. };
  7591. #endif
  7592. static int
  7593. __qeth_reboot_event_card(struct device *dev, void *data)
  7594. {
  7595. struct qeth_card *card;
  7596. card = (struct qeth_card *) dev->driver_data;
  7597. qeth_clear_ip_list(card, 0, 0);
  7598. qeth_qdio_clear_card(card, 0);
  7599. return 0;
  7600. }
  7601. static int
  7602. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7603. {
  7604. driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7605. __qeth_reboot_event_card);
  7606. return NOTIFY_DONE;
  7607. }
  7608. static struct notifier_block qeth_reboot_notifier = {
  7609. qeth_reboot_event,
  7610. 0
  7611. };
  7612. static int
  7613. qeth_register_notifiers(void)
  7614. {
  7615. int r;
  7616. QETH_DBF_TEXT(trace,5,"regnotif");
  7617. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7618. return r;
  7619. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7620. goto out_reboot;
  7621. #ifdef CONFIG_QETH_IPV6
  7622. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7623. goto out_ipv4;
  7624. #endif
  7625. return 0;
  7626. #ifdef CONFIG_QETH_IPV6
  7627. out_ipv4:
  7628. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7629. #endif
  7630. out_reboot:
  7631. unregister_reboot_notifier(&qeth_reboot_notifier);
  7632. return r;
  7633. }
  7634. /**
  7635. * unregister all event notifiers
  7636. */
  7637. static void
  7638. qeth_unregister_notifiers(void)
  7639. {
  7640. QETH_DBF_TEXT(trace,5,"unregnot");
  7641. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7642. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7643. #ifdef CONFIG_QETH_IPV6
  7644. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7645. #endif /* QETH_IPV6 */
  7646. }
  7647. #ifdef CONFIG_QETH_IPV6
  7648. static int
  7649. qeth_ipv6_init(void)
  7650. {
  7651. qeth_old_arp_constructor = arp_tbl.constructor;
  7652. write_lock(&arp_tbl.lock);
  7653. arp_tbl.constructor = qeth_arp_constructor;
  7654. write_unlock(&arp_tbl.lock);
  7655. arp_direct_ops = (struct neigh_ops*)
  7656. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7657. if (!arp_direct_ops)
  7658. return -ENOMEM;
  7659. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7660. sizeof(struct neigh_ops));
  7661. return 0;
  7662. }
  7663. static void
  7664. qeth_ipv6_uninit(void)
  7665. {
  7666. write_lock(&arp_tbl.lock);
  7667. arp_tbl.constructor = qeth_old_arp_constructor;
  7668. write_unlock(&arp_tbl.lock);
  7669. kfree(arp_direct_ops);
  7670. }
  7671. #endif /* CONFIG_QETH_IPV6 */
  7672. static void
  7673. qeth_sysfs_unregister(void)
  7674. {
  7675. qeth_remove_driver_attributes();
  7676. ccw_driver_unregister(&qeth_ccw_driver);
  7677. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7678. s390_root_dev_unregister(qeth_root_dev);
  7679. }
  7680. /**
  7681. * register qeth at sysfs
  7682. */
  7683. static int
  7684. qeth_sysfs_register(void)
  7685. {
  7686. int rc=0;
  7687. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7688. if (rc)
  7689. return rc;
  7690. rc = ccw_driver_register(&qeth_ccw_driver);
  7691. if (rc)
  7692. return rc;
  7693. rc = qeth_create_driver_attributes();
  7694. if (rc)
  7695. return rc;
  7696. qeth_root_dev = s390_root_dev_register("qeth");
  7697. if (IS_ERR(qeth_root_dev)) {
  7698. rc = PTR_ERR(qeth_root_dev);
  7699. return rc;
  7700. }
  7701. return 0;
  7702. }
  7703. /***
  7704. * init function
  7705. */
  7706. static int __init
  7707. qeth_init(void)
  7708. {
  7709. int rc=0;
  7710. PRINT_INFO("loading %s\n", version);
  7711. INIT_LIST_HEAD(&qeth_card_list.list);
  7712. INIT_LIST_HEAD(&qeth_notify_list);
  7713. spin_lock_init(&qeth_notify_lock);
  7714. rwlock_init(&qeth_card_list.rwlock);
  7715. if (qeth_register_dbf_views())
  7716. goto out_err;
  7717. if (qeth_sysfs_register())
  7718. goto out_sysfs;
  7719. #ifdef CONFIG_QETH_IPV6
  7720. if (qeth_ipv6_init()) {
  7721. PRINT_ERR("Out of memory during ipv6 init.\n");
  7722. goto out_sysfs;
  7723. }
  7724. #endif /* QETH_IPV6 */
  7725. if (qeth_register_notifiers())
  7726. goto out_ipv6;
  7727. if (qeth_create_procfs_entries())
  7728. goto out_notifiers;
  7729. return rc;
  7730. out_notifiers:
  7731. qeth_unregister_notifiers();
  7732. out_ipv6:
  7733. #ifdef CONFIG_QETH_IPV6
  7734. qeth_ipv6_uninit();
  7735. #endif /* QETH_IPV6 */
  7736. out_sysfs:
  7737. qeth_sysfs_unregister();
  7738. qeth_unregister_dbf_views();
  7739. out_err:
  7740. PRINT_ERR("Initialization failed");
  7741. return rc;
  7742. }
  7743. static void
  7744. __exit qeth_exit(void)
  7745. {
  7746. struct qeth_card *card, *tmp;
  7747. unsigned long flags;
  7748. QETH_DBF_TEXT(trace,1, "cleanup.");
  7749. /*
  7750. * Weed would not need to clean up our devices here, because the
  7751. * common device layer calls qeth_remove_device for each device
  7752. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7753. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7754. * qeth_remove_device called by the common device layer would otherwise
  7755. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7756. * qeth_remove_device).
  7757. */
  7758. again:
  7759. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7760. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7761. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7762. qeth_set_offline(card->gdev);
  7763. qeth_remove_device(card->gdev);
  7764. goto again;
  7765. }
  7766. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7767. #ifdef CONFIG_QETH_IPV6
  7768. qeth_ipv6_uninit();
  7769. #endif
  7770. qeth_unregister_notifiers();
  7771. qeth_remove_procfs_entries();
  7772. qeth_sysfs_unregister();
  7773. qeth_unregister_dbf_views();
  7774. printk("qeth: removed\n");
  7775. }
  7776. EXPORT_SYMBOL(qeth_osn_register);
  7777. EXPORT_SYMBOL(qeth_osn_deregister);
  7778. EXPORT_SYMBOL(qeth_osn_assist);
  7779. module_init(qeth_init);
  7780. module_exit(qeth_exit);
  7781. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  7782. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7783. "Copyright 2000,2003 IBM Corporation\n");
  7784. MODULE_LICENSE("GPL");