xhci.c 74 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417
  1. /*
  2. * xHCI host controller driver
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/pci.h>
  23. #include <linux/irq.h>
  24. #include <linux/log2.h>
  25. #include <linux/module.h>
  26. #include <linux/moduleparam.h>
  27. #include <linux/slab.h>
  28. #include "xhci.h"
  29. #define DRIVER_AUTHOR "Sarah Sharp"
  30. #define DRIVER_DESC "'eXtensible' Host Controller (xHC) Driver"
  31. /* Some 0.95 hardware can't handle the chain bit on a Link TRB being cleared */
  32. static int link_quirk;
  33. module_param(link_quirk, int, S_IRUGO | S_IWUSR);
  34. MODULE_PARM_DESC(link_quirk, "Don't clear the chain bit on a link TRB");
  35. /* TODO: copied from ehci-hcd.c - can this be refactored? */
  36. /*
  37. * handshake - spin reading hc until handshake completes or fails
  38. * @ptr: address of hc register to be read
  39. * @mask: bits to look at in result of read
  40. * @done: value of those bits when handshake succeeds
  41. * @usec: timeout in microseconds
  42. *
  43. * Returns negative errno, or zero on success
  44. *
  45. * Success happens when the "mask" bits have the specified value (hardware
  46. * handshake done). There are two failure modes: "usec" have passed (major
  47. * hardware flakeout), or the register reads as all-ones (hardware removed).
  48. */
  49. static int handshake(struct xhci_hcd *xhci, void __iomem *ptr,
  50. u32 mask, u32 done, int usec)
  51. {
  52. u32 result;
  53. do {
  54. result = xhci_readl(xhci, ptr);
  55. if (result == ~(u32)0) /* card removed */
  56. return -ENODEV;
  57. result &= mask;
  58. if (result == done)
  59. return 0;
  60. udelay(1);
  61. usec--;
  62. } while (usec > 0);
  63. return -ETIMEDOUT;
  64. }
  65. /*
  66. * Disable interrupts and begin the xHCI halting process.
  67. */
  68. void xhci_quiesce(struct xhci_hcd *xhci)
  69. {
  70. u32 halted;
  71. u32 cmd;
  72. u32 mask;
  73. mask = ~(XHCI_IRQS);
  74. halted = xhci_readl(xhci, &xhci->op_regs->status) & STS_HALT;
  75. if (!halted)
  76. mask &= ~CMD_RUN;
  77. cmd = xhci_readl(xhci, &xhci->op_regs->command);
  78. cmd &= mask;
  79. xhci_writel(xhci, cmd, &xhci->op_regs->command);
  80. }
  81. /*
  82. * Force HC into halt state.
  83. *
  84. * Disable any IRQs and clear the run/stop bit.
  85. * HC will complete any current and actively pipelined transactions, and
  86. * should halt within 16 microframes of the run/stop bit being cleared.
  87. * Read HC Halted bit in the status register to see when the HC is finished.
  88. * XXX: shouldn't we set HC_STATE_HALT here somewhere?
  89. */
  90. int xhci_halt(struct xhci_hcd *xhci)
  91. {
  92. xhci_dbg(xhci, "// Halt the HC\n");
  93. xhci_quiesce(xhci);
  94. return handshake(xhci, &xhci->op_regs->status,
  95. STS_HALT, STS_HALT, XHCI_MAX_HALT_USEC);
  96. }
  97. /*
  98. * Set the run bit and wait for the host to be running.
  99. */
  100. int xhci_start(struct xhci_hcd *xhci)
  101. {
  102. u32 temp;
  103. int ret;
  104. temp = xhci_readl(xhci, &xhci->op_regs->command);
  105. temp |= (CMD_RUN);
  106. xhci_dbg(xhci, "// Turn on HC, cmd = 0x%x.\n",
  107. temp);
  108. xhci_writel(xhci, temp, &xhci->op_regs->command);
  109. /*
  110. * Wait for the HCHalted Status bit to be 0 to indicate the host is
  111. * running.
  112. */
  113. ret = handshake(xhci, &xhci->op_regs->status,
  114. STS_HALT, 0, XHCI_MAX_HALT_USEC);
  115. if (ret == -ETIMEDOUT)
  116. xhci_err(xhci, "Host took too long to start, "
  117. "waited %u microseconds.\n",
  118. XHCI_MAX_HALT_USEC);
  119. return ret;
  120. }
  121. /*
  122. * Reset a halted HC, and set the internal HC state to HC_STATE_HALT.
  123. *
  124. * This resets pipelines, timers, counters, state machines, etc.
  125. * Transactions will be terminated immediately, and operational registers
  126. * will be set to their defaults.
  127. */
  128. int xhci_reset(struct xhci_hcd *xhci)
  129. {
  130. u32 command;
  131. u32 state;
  132. int ret;
  133. state = xhci_readl(xhci, &xhci->op_regs->status);
  134. if ((state & STS_HALT) == 0) {
  135. xhci_warn(xhci, "Host controller not halted, aborting reset.\n");
  136. return 0;
  137. }
  138. xhci_dbg(xhci, "// Reset the HC\n");
  139. command = xhci_readl(xhci, &xhci->op_regs->command);
  140. command |= CMD_RESET;
  141. xhci_writel(xhci, command, &xhci->op_regs->command);
  142. /* XXX: Why does EHCI set this here? Shouldn't other code do this? */
  143. xhci_to_hcd(xhci)->state = HC_STATE_HALT;
  144. ret = handshake(xhci, &xhci->op_regs->command,
  145. CMD_RESET, 0, 250 * 1000);
  146. if (ret)
  147. return ret;
  148. xhci_dbg(xhci, "Wait for controller to be ready for doorbell rings\n");
  149. /*
  150. * xHCI cannot write to any doorbells or operational registers other
  151. * than status until the "Controller Not Ready" flag is cleared.
  152. */
  153. return handshake(xhci, &xhci->op_regs->status, STS_CNR, 0, 250 * 1000);
  154. }
  155. /*
  156. * Free IRQs
  157. * free all IRQs request
  158. */
  159. static void xhci_free_irq(struct xhci_hcd *xhci)
  160. {
  161. int i;
  162. struct pci_dev *pdev = to_pci_dev(xhci_to_hcd(xhci)->self.controller);
  163. /* return if using legacy interrupt */
  164. if (xhci_to_hcd(xhci)->irq >= 0)
  165. return;
  166. if (xhci->msix_entries) {
  167. for (i = 0; i < xhci->msix_count; i++)
  168. if (xhci->msix_entries[i].vector)
  169. free_irq(xhci->msix_entries[i].vector,
  170. xhci_to_hcd(xhci));
  171. } else if (pdev->irq >= 0)
  172. free_irq(pdev->irq, xhci_to_hcd(xhci));
  173. return;
  174. }
  175. /*
  176. * Set up MSI
  177. */
  178. static int xhci_setup_msi(struct xhci_hcd *xhci)
  179. {
  180. int ret;
  181. struct pci_dev *pdev = to_pci_dev(xhci_to_hcd(xhci)->self.controller);
  182. ret = pci_enable_msi(pdev);
  183. if (ret) {
  184. xhci_err(xhci, "failed to allocate MSI entry\n");
  185. return ret;
  186. }
  187. ret = request_irq(pdev->irq, (irq_handler_t)xhci_msi_irq,
  188. 0, "xhci_hcd", xhci_to_hcd(xhci));
  189. if (ret) {
  190. xhci_err(xhci, "disable MSI interrupt\n");
  191. pci_disable_msi(pdev);
  192. }
  193. return ret;
  194. }
  195. /*
  196. * Set up MSI-X
  197. */
  198. static int xhci_setup_msix(struct xhci_hcd *xhci)
  199. {
  200. int i, ret = 0;
  201. struct pci_dev *pdev = to_pci_dev(xhci_to_hcd(xhci)->self.controller);
  202. /*
  203. * calculate number of msi-x vectors supported.
  204. * - HCS_MAX_INTRS: the max number of interrupts the host can handle,
  205. * with max number of interrupters based on the xhci HCSPARAMS1.
  206. * - num_online_cpus: maximum msi-x vectors per CPUs core.
  207. * Add additional 1 vector to ensure always available interrupt.
  208. */
  209. xhci->msix_count = min(num_online_cpus() + 1,
  210. HCS_MAX_INTRS(xhci->hcs_params1));
  211. xhci->msix_entries =
  212. kmalloc((sizeof(struct msix_entry))*xhci->msix_count,
  213. GFP_KERNEL);
  214. if (!xhci->msix_entries) {
  215. xhci_err(xhci, "Failed to allocate MSI-X entries\n");
  216. return -ENOMEM;
  217. }
  218. for (i = 0; i < xhci->msix_count; i++) {
  219. xhci->msix_entries[i].entry = i;
  220. xhci->msix_entries[i].vector = 0;
  221. }
  222. ret = pci_enable_msix(pdev, xhci->msix_entries, xhci->msix_count);
  223. if (ret) {
  224. xhci_err(xhci, "Failed to enable MSI-X\n");
  225. goto free_entries;
  226. }
  227. for (i = 0; i < xhci->msix_count; i++) {
  228. ret = request_irq(xhci->msix_entries[i].vector,
  229. (irq_handler_t)xhci_msi_irq,
  230. 0, "xhci_hcd", xhci_to_hcd(xhci));
  231. if (ret)
  232. goto disable_msix;
  233. }
  234. return ret;
  235. disable_msix:
  236. xhci_err(xhci, "disable MSI-X interrupt\n");
  237. xhci_free_irq(xhci);
  238. pci_disable_msix(pdev);
  239. free_entries:
  240. kfree(xhci->msix_entries);
  241. xhci->msix_entries = NULL;
  242. return ret;
  243. }
  244. /* Free any IRQs and disable MSI-X */
  245. static void xhci_cleanup_msix(struct xhci_hcd *xhci)
  246. {
  247. struct pci_dev *pdev = to_pci_dev(xhci_to_hcd(xhci)->self.controller);
  248. xhci_free_irq(xhci);
  249. if (xhci->msix_entries) {
  250. pci_disable_msix(pdev);
  251. kfree(xhci->msix_entries);
  252. xhci->msix_entries = NULL;
  253. } else {
  254. pci_disable_msi(pdev);
  255. }
  256. return;
  257. }
  258. /*
  259. * Initialize memory for HCD and xHC (one-time init).
  260. *
  261. * Program the PAGESIZE register, initialize the device context array, create
  262. * device contexts (?), set up a command ring segment (or two?), create event
  263. * ring (one for now).
  264. */
  265. int xhci_init(struct usb_hcd *hcd)
  266. {
  267. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  268. int retval = 0;
  269. xhci_dbg(xhci, "xhci_init\n");
  270. spin_lock_init(&xhci->lock);
  271. if (link_quirk) {
  272. xhci_dbg(xhci, "QUIRK: Not clearing Link TRB chain bits.\n");
  273. xhci->quirks |= XHCI_LINK_TRB_QUIRK;
  274. } else {
  275. xhci_dbg(xhci, "xHCI doesn't need link TRB QUIRK\n");
  276. }
  277. retval = xhci_mem_init(xhci, GFP_KERNEL);
  278. xhci_dbg(xhci, "Finished xhci_init\n");
  279. return retval;
  280. }
  281. /*-------------------------------------------------------------------------*/
  282. #ifdef CONFIG_USB_XHCI_HCD_DEBUGGING
  283. void xhci_event_ring_work(unsigned long arg)
  284. {
  285. unsigned long flags;
  286. int temp;
  287. u64 temp_64;
  288. struct xhci_hcd *xhci = (struct xhci_hcd *) arg;
  289. int i, j;
  290. xhci_dbg(xhci, "Poll event ring: %lu\n", jiffies);
  291. spin_lock_irqsave(&xhci->lock, flags);
  292. temp = xhci_readl(xhci, &xhci->op_regs->status);
  293. xhci_dbg(xhci, "op reg status = 0x%x\n", temp);
  294. if (temp == 0xffffffff || (xhci->xhc_state & XHCI_STATE_DYING)) {
  295. xhci_dbg(xhci, "HW died, polling stopped.\n");
  296. spin_unlock_irqrestore(&xhci->lock, flags);
  297. return;
  298. }
  299. temp = xhci_readl(xhci, &xhci->ir_set->irq_pending);
  300. xhci_dbg(xhci, "ir_set 0 pending = 0x%x\n", temp);
  301. xhci_dbg(xhci, "No-op commands handled = %d\n", xhci->noops_handled);
  302. xhci_dbg(xhci, "HC error bitmask = 0x%x\n", xhci->error_bitmask);
  303. xhci->error_bitmask = 0;
  304. xhci_dbg(xhci, "Event ring:\n");
  305. xhci_debug_segment(xhci, xhci->event_ring->deq_seg);
  306. xhci_dbg_ring_ptrs(xhci, xhci->event_ring);
  307. temp_64 = xhci_read_64(xhci, &xhci->ir_set->erst_dequeue);
  308. temp_64 &= ~ERST_PTR_MASK;
  309. xhci_dbg(xhci, "ERST deq = 64'h%0lx\n", (long unsigned int) temp_64);
  310. xhci_dbg(xhci, "Command ring:\n");
  311. xhci_debug_segment(xhci, xhci->cmd_ring->deq_seg);
  312. xhci_dbg_ring_ptrs(xhci, xhci->cmd_ring);
  313. xhci_dbg_cmd_ptrs(xhci);
  314. for (i = 0; i < MAX_HC_SLOTS; ++i) {
  315. if (!xhci->devs[i])
  316. continue;
  317. for (j = 0; j < 31; ++j) {
  318. xhci_dbg_ep_rings(xhci, i, j, &xhci->devs[i]->eps[j]);
  319. }
  320. }
  321. if (xhci->noops_submitted != NUM_TEST_NOOPS)
  322. if (xhci_setup_one_noop(xhci))
  323. xhci_ring_cmd_db(xhci);
  324. spin_unlock_irqrestore(&xhci->lock, flags);
  325. if (!xhci->zombie)
  326. mod_timer(&xhci->event_ring_timer, jiffies + POLL_TIMEOUT * HZ);
  327. else
  328. xhci_dbg(xhci, "Quit polling the event ring.\n");
  329. }
  330. #endif
  331. /*
  332. * Start the HC after it was halted.
  333. *
  334. * This function is called by the USB core when the HC driver is added.
  335. * Its opposite is xhci_stop().
  336. *
  337. * xhci_init() must be called once before this function can be called.
  338. * Reset the HC, enable device slot contexts, program DCBAAP, and
  339. * set command ring pointer and event ring pointer.
  340. *
  341. * Setup MSI-X vectors and enable interrupts.
  342. */
  343. int xhci_run(struct usb_hcd *hcd)
  344. {
  345. u32 temp;
  346. u64 temp_64;
  347. u32 ret;
  348. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  349. struct pci_dev *pdev = to_pci_dev(xhci_to_hcd(xhci)->self.controller);
  350. void (*doorbell)(struct xhci_hcd *) = NULL;
  351. hcd->uses_new_polling = 1;
  352. xhci_dbg(xhci, "xhci_run\n");
  353. /* unregister the legacy interrupt */
  354. if (hcd->irq)
  355. free_irq(hcd->irq, hcd);
  356. hcd->irq = -1;
  357. ret = xhci_setup_msix(xhci);
  358. if (ret)
  359. /* fall back to msi*/
  360. ret = xhci_setup_msi(xhci);
  361. if (ret) {
  362. /* fall back to legacy interrupt*/
  363. ret = request_irq(pdev->irq, &usb_hcd_irq, IRQF_SHARED,
  364. hcd->irq_descr, hcd);
  365. if (ret) {
  366. xhci_err(xhci, "request interrupt %d failed\n",
  367. pdev->irq);
  368. return ret;
  369. }
  370. hcd->irq = pdev->irq;
  371. }
  372. #ifdef CONFIG_USB_XHCI_HCD_DEBUGGING
  373. init_timer(&xhci->event_ring_timer);
  374. xhci->event_ring_timer.data = (unsigned long) xhci;
  375. xhci->event_ring_timer.function = xhci_event_ring_work;
  376. /* Poll the event ring */
  377. xhci->event_ring_timer.expires = jiffies + POLL_TIMEOUT * HZ;
  378. xhci->zombie = 0;
  379. xhci_dbg(xhci, "Setting event ring polling timer\n");
  380. add_timer(&xhci->event_ring_timer);
  381. #endif
  382. xhci_dbg(xhci, "Command ring memory map follows:\n");
  383. xhci_debug_ring(xhci, xhci->cmd_ring);
  384. xhci_dbg_ring_ptrs(xhci, xhci->cmd_ring);
  385. xhci_dbg_cmd_ptrs(xhci);
  386. xhci_dbg(xhci, "ERST memory map follows:\n");
  387. xhci_dbg_erst(xhci, &xhci->erst);
  388. xhci_dbg(xhci, "Event ring:\n");
  389. xhci_debug_ring(xhci, xhci->event_ring);
  390. xhci_dbg_ring_ptrs(xhci, xhci->event_ring);
  391. temp_64 = xhci_read_64(xhci, &xhci->ir_set->erst_dequeue);
  392. temp_64 &= ~ERST_PTR_MASK;
  393. xhci_dbg(xhci, "ERST deq = 64'h%0lx\n", (long unsigned int) temp_64);
  394. xhci_dbg(xhci, "// Set the interrupt modulation register\n");
  395. temp = xhci_readl(xhci, &xhci->ir_set->irq_control);
  396. temp &= ~ER_IRQ_INTERVAL_MASK;
  397. temp |= (u32) 160;
  398. xhci_writel(xhci, temp, &xhci->ir_set->irq_control);
  399. /* Set the HCD state before we enable the irqs */
  400. hcd->state = HC_STATE_RUNNING;
  401. temp = xhci_readl(xhci, &xhci->op_regs->command);
  402. temp |= (CMD_EIE);
  403. xhci_dbg(xhci, "// Enable interrupts, cmd = 0x%x.\n",
  404. temp);
  405. xhci_writel(xhci, temp, &xhci->op_regs->command);
  406. temp = xhci_readl(xhci, &xhci->ir_set->irq_pending);
  407. xhci_dbg(xhci, "// Enabling event ring interrupter %p by writing 0x%x to irq_pending\n",
  408. xhci->ir_set, (unsigned int) ER_IRQ_ENABLE(temp));
  409. xhci_writel(xhci, ER_IRQ_ENABLE(temp),
  410. &xhci->ir_set->irq_pending);
  411. xhci_print_ir_set(xhci, xhci->ir_set, 0);
  412. if (NUM_TEST_NOOPS > 0)
  413. doorbell = xhci_setup_one_noop(xhci);
  414. if (xhci->quirks & XHCI_NEC_HOST)
  415. xhci_queue_vendor_command(xhci, 0, 0, 0,
  416. TRB_TYPE(TRB_NEC_GET_FW));
  417. if (xhci_start(xhci)) {
  418. xhci_halt(xhci);
  419. return -ENODEV;
  420. }
  421. if (doorbell)
  422. (*doorbell)(xhci);
  423. if (xhci->quirks & XHCI_NEC_HOST)
  424. xhci_ring_cmd_db(xhci);
  425. xhci_dbg(xhci, "Finished xhci_run\n");
  426. return 0;
  427. }
  428. /*
  429. * Stop xHCI driver.
  430. *
  431. * This function is called by the USB core when the HC driver is removed.
  432. * Its opposite is xhci_run().
  433. *
  434. * Disable device contexts, disable IRQs, and quiesce the HC.
  435. * Reset the HC, finish any completed transactions, and cleanup memory.
  436. */
  437. void xhci_stop(struct usb_hcd *hcd)
  438. {
  439. u32 temp;
  440. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  441. spin_lock_irq(&xhci->lock);
  442. xhci_halt(xhci);
  443. xhci_reset(xhci);
  444. xhci_cleanup_msix(xhci);
  445. spin_unlock_irq(&xhci->lock);
  446. #ifdef CONFIG_USB_XHCI_HCD_DEBUGGING
  447. /* Tell the event ring poll function not to reschedule */
  448. xhci->zombie = 1;
  449. del_timer_sync(&xhci->event_ring_timer);
  450. #endif
  451. xhci_dbg(xhci, "// Disabling event ring interrupts\n");
  452. temp = xhci_readl(xhci, &xhci->op_regs->status);
  453. xhci_writel(xhci, temp & ~STS_EINT, &xhci->op_regs->status);
  454. temp = xhci_readl(xhci, &xhci->ir_set->irq_pending);
  455. xhci_writel(xhci, ER_IRQ_DISABLE(temp),
  456. &xhci->ir_set->irq_pending);
  457. xhci_print_ir_set(xhci, xhci->ir_set, 0);
  458. xhci_dbg(xhci, "cleaning up memory\n");
  459. xhci_mem_cleanup(xhci);
  460. xhci_dbg(xhci, "xhci_stop completed - status = %x\n",
  461. xhci_readl(xhci, &xhci->op_regs->status));
  462. }
  463. /*
  464. * Shutdown HC (not bus-specific)
  465. *
  466. * This is called when the machine is rebooting or halting. We assume that the
  467. * machine will be powered off, and the HC's internal state will be reset.
  468. * Don't bother to free memory.
  469. */
  470. void xhci_shutdown(struct usb_hcd *hcd)
  471. {
  472. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  473. spin_lock_irq(&xhci->lock);
  474. xhci_halt(xhci);
  475. xhci_cleanup_msix(xhci);
  476. spin_unlock_irq(&xhci->lock);
  477. xhci_dbg(xhci, "xhci_shutdown completed - status = %x\n",
  478. xhci_readl(xhci, &xhci->op_regs->status));
  479. }
  480. /*-------------------------------------------------------------------------*/
  481. /**
  482. * xhci_get_endpoint_index - Used for passing endpoint bitmasks between the core and
  483. * HCDs. Find the index for an endpoint given its descriptor. Use the return
  484. * value to right shift 1 for the bitmask.
  485. *
  486. * Index = (epnum * 2) + direction - 1,
  487. * where direction = 0 for OUT, 1 for IN.
  488. * For control endpoints, the IN index is used (OUT index is unused), so
  489. * index = (epnum * 2) + direction - 1 = (epnum * 2) + 1 - 1 = (epnum * 2)
  490. */
  491. unsigned int xhci_get_endpoint_index(struct usb_endpoint_descriptor *desc)
  492. {
  493. unsigned int index;
  494. if (usb_endpoint_xfer_control(desc))
  495. index = (unsigned int) (usb_endpoint_num(desc)*2);
  496. else
  497. index = (unsigned int) (usb_endpoint_num(desc)*2) +
  498. (usb_endpoint_dir_in(desc) ? 1 : 0) - 1;
  499. return index;
  500. }
  501. /* Find the flag for this endpoint (for use in the control context). Use the
  502. * endpoint index to create a bitmask. The slot context is bit 0, endpoint 0 is
  503. * bit 1, etc.
  504. */
  505. unsigned int xhci_get_endpoint_flag(struct usb_endpoint_descriptor *desc)
  506. {
  507. return 1 << (xhci_get_endpoint_index(desc) + 1);
  508. }
  509. /* Find the flag for this endpoint (for use in the control context). Use the
  510. * endpoint index to create a bitmask. The slot context is bit 0, endpoint 0 is
  511. * bit 1, etc.
  512. */
  513. unsigned int xhci_get_endpoint_flag_from_index(unsigned int ep_index)
  514. {
  515. return 1 << (ep_index + 1);
  516. }
  517. /* Compute the last valid endpoint context index. Basically, this is the
  518. * endpoint index plus one. For slot contexts with more than valid endpoint,
  519. * we find the most significant bit set in the added contexts flags.
  520. * e.g. ep 1 IN (with epnum 0x81) => added_ctxs = 0b1000
  521. * fls(0b1000) = 4, but the endpoint context index is 3, so subtract one.
  522. */
  523. unsigned int xhci_last_valid_endpoint(u32 added_ctxs)
  524. {
  525. return fls(added_ctxs) - 1;
  526. }
  527. /* Returns 1 if the arguments are OK;
  528. * returns 0 this is a root hub; returns -EINVAL for NULL pointers.
  529. */
  530. int xhci_check_args(struct usb_hcd *hcd, struct usb_device *udev,
  531. struct usb_host_endpoint *ep, int check_ep, const char *func) {
  532. if (!hcd || (check_ep && !ep) || !udev) {
  533. printk(KERN_DEBUG "xHCI %s called with invalid args\n",
  534. func);
  535. return -EINVAL;
  536. }
  537. if (!udev->parent) {
  538. printk(KERN_DEBUG "xHCI %s called for root hub\n",
  539. func);
  540. return 0;
  541. }
  542. if (!udev->slot_id) {
  543. printk(KERN_DEBUG "xHCI %s called with unaddressed device\n",
  544. func);
  545. return -EINVAL;
  546. }
  547. return 1;
  548. }
  549. static int xhci_configure_endpoint(struct xhci_hcd *xhci,
  550. struct usb_device *udev, struct xhci_command *command,
  551. bool ctx_change, bool must_succeed);
  552. /*
  553. * Full speed devices may have a max packet size greater than 8 bytes, but the
  554. * USB core doesn't know that until it reads the first 8 bytes of the
  555. * descriptor. If the usb_device's max packet size changes after that point,
  556. * we need to issue an evaluate context command and wait on it.
  557. */
  558. static int xhci_check_maxpacket(struct xhci_hcd *xhci, unsigned int slot_id,
  559. unsigned int ep_index, struct urb *urb)
  560. {
  561. struct xhci_container_ctx *in_ctx;
  562. struct xhci_container_ctx *out_ctx;
  563. struct xhci_input_control_ctx *ctrl_ctx;
  564. struct xhci_ep_ctx *ep_ctx;
  565. int max_packet_size;
  566. int hw_max_packet_size;
  567. int ret = 0;
  568. out_ctx = xhci->devs[slot_id]->out_ctx;
  569. ep_ctx = xhci_get_ep_ctx(xhci, out_ctx, ep_index);
  570. hw_max_packet_size = MAX_PACKET_DECODED(ep_ctx->ep_info2);
  571. max_packet_size = urb->dev->ep0.desc.wMaxPacketSize;
  572. if (hw_max_packet_size != max_packet_size) {
  573. xhci_dbg(xhci, "Max Packet Size for ep 0 changed.\n");
  574. xhci_dbg(xhci, "Max packet size in usb_device = %d\n",
  575. max_packet_size);
  576. xhci_dbg(xhci, "Max packet size in xHCI HW = %d\n",
  577. hw_max_packet_size);
  578. xhci_dbg(xhci, "Issuing evaluate context command.\n");
  579. /* Set up the modified control endpoint 0 */
  580. xhci_endpoint_copy(xhci, xhci->devs[slot_id]->in_ctx,
  581. xhci->devs[slot_id]->out_ctx, ep_index);
  582. in_ctx = xhci->devs[slot_id]->in_ctx;
  583. ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, ep_index);
  584. ep_ctx->ep_info2 &= ~MAX_PACKET_MASK;
  585. ep_ctx->ep_info2 |= MAX_PACKET(max_packet_size);
  586. /* Set up the input context flags for the command */
  587. /* FIXME: This won't work if a non-default control endpoint
  588. * changes max packet sizes.
  589. */
  590. ctrl_ctx = xhci_get_input_control_ctx(xhci, in_ctx);
  591. ctrl_ctx->add_flags = EP0_FLAG;
  592. ctrl_ctx->drop_flags = 0;
  593. xhci_dbg(xhci, "Slot %d input context\n", slot_id);
  594. xhci_dbg_ctx(xhci, in_ctx, ep_index);
  595. xhci_dbg(xhci, "Slot %d output context\n", slot_id);
  596. xhci_dbg_ctx(xhci, out_ctx, ep_index);
  597. ret = xhci_configure_endpoint(xhci, urb->dev, NULL,
  598. true, false);
  599. /* Clean up the input context for later use by bandwidth
  600. * functions.
  601. */
  602. ctrl_ctx->add_flags = SLOT_FLAG;
  603. }
  604. return ret;
  605. }
  606. /*
  607. * non-error returns are a promise to giveback() the urb later
  608. * we drop ownership so next owner (or urb unlink) can get it
  609. */
  610. int xhci_urb_enqueue(struct usb_hcd *hcd, struct urb *urb, gfp_t mem_flags)
  611. {
  612. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  613. unsigned long flags;
  614. int ret = 0;
  615. unsigned int slot_id, ep_index;
  616. struct urb_priv *urb_priv;
  617. int size, i;
  618. if (!urb || xhci_check_args(hcd, urb->dev, urb->ep, true, __func__) <= 0)
  619. return -EINVAL;
  620. slot_id = urb->dev->slot_id;
  621. ep_index = xhci_get_endpoint_index(&urb->ep->desc);
  622. if (!xhci->devs || !xhci->devs[slot_id]) {
  623. if (!in_interrupt())
  624. dev_warn(&urb->dev->dev, "WARN: urb submitted for dev with no Slot ID\n");
  625. ret = -EINVAL;
  626. goto exit;
  627. }
  628. if (!HCD_HW_ACCESSIBLE(hcd)) {
  629. if (!in_interrupt())
  630. xhci_dbg(xhci, "urb submitted during PCI suspend\n");
  631. ret = -ESHUTDOWN;
  632. goto exit;
  633. }
  634. if (usb_endpoint_xfer_isoc(&urb->ep->desc))
  635. size = urb->number_of_packets;
  636. else
  637. size = 1;
  638. urb_priv = kzalloc(sizeof(struct urb_priv) +
  639. size * sizeof(struct xhci_td *), mem_flags);
  640. if (!urb_priv)
  641. return -ENOMEM;
  642. for (i = 0; i < size; i++) {
  643. urb_priv->td[i] = kzalloc(sizeof(struct xhci_td), mem_flags);
  644. if (!urb_priv->td[i]) {
  645. urb_priv->length = i;
  646. xhci_urb_free_priv(xhci, urb_priv);
  647. return -ENOMEM;
  648. }
  649. }
  650. urb_priv->length = size;
  651. urb_priv->td_cnt = 0;
  652. urb->hcpriv = urb_priv;
  653. if (usb_endpoint_xfer_control(&urb->ep->desc)) {
  654. /* Check to see if the max packet size for the default control
  655. * endpoint changed during FS device enumeration
  656. */
  657. if (urb->dev->speed == USB_SPEED_FULL) {
  658. ret = xhci_check_maxpacket(xhci, slot_id,
  659. ep_index, urb);
  660. if (ret < 0)
  661. return ret;
  662. }
  663. /* We have a spinlock and interrupts disabled, so we must pass
  664. * atomic context to this function, which may allocate memory.
  665. */
  666. spin_lock_irqsave(&xhci->lock, flags);
  667. if (xhci->xhc_state & XHCI_STATE_DYING)
  668. goto dying;
  669. ret = xhci_queue_ctrl_tx(xhci, GFP_ATOMIC, urb,
  670. slot_id, ep_index);
  671. spin_unlock_irqrestore(&xhci->lock, flags);
  672. } else if (usb_endpoint_xfer_bulk(&urb->ep->desc)) {
  673. spin_lock_irqsave(&xhci->lock, flags);
  674. if (xhci->xhc_state & XHCI_STATE_DYING)
  675. goto dying;
  676. if (xhci->devs[slot_id]->eps[ep_index].ep_state &
  677. EP_GETTING_STREAMS) {
  678. xhci_warn(xhci, "WARN: Can't enqueue URB while bulk ep "
  679. "is transitioning to using streams.\n");
  680. ret = -EINVAL;
  681. } else if (xhci->devs[slot_id]->eps[ep_index].ep_state &
  682. EP_GETTING_NO_STREAMS) {
  683. xhci_warn(xhci, "WARN: Can't enqueue URB while bulk ep "
  684. "is transitioning to "
  685. "not having streams.\n");
  686. ret = -EINVAL;
  687. } else {
  688. ret = xhci_queue_bulk_tx(xhci, GFP_ATOMIC, urb,
  689. slot_id, ep_index);
  690. }
  691. spin_unlock_irqrestore(&xhci->lock, flags);
  692. } else if (usb_endpoint_xfer_int(&urb->ep->desc)) {
  693. spin_lock_irqsave(&xhci->lock, flags);
  694. if (xhci->xhc_state & XHCI_STATE_DYING)
  695. goto dying;
  696. ret = xhci_queue_intr_tx(xhci, GFP_ATOMIC, urb,
  697. slot_id, ep_index);
  698. spin_unlock_irqrestore(&xhci->lock, flags);
  699. } else {
  700. spin_lock_irqsave(&xhci->lock, flags);
  701. if (xhci->xhc_state & XHCI_STATE_DYING)
  702. goto dying;
  703. ret = xhci_queue_isoc_tx_prepare(xhci, GFP_ATOMIC, urb,
  704. slot_id, ep_index);
  705. spin_unlock_irqrestore(&xhci->lock, flags);
  706. }
  707. exit:
  708. return ret;
  709. dying:
  710. xhci_urb_free_priv(xhci, urb_priv);
  711. urb->hcpriv = NULL;
  712. xhci_dbg(xhci, "Ep 0x%x: URB %p submitted for "
  713. "non-responsive xHCI host.\n",
  714. urb->ep->desc.bEndpointAddress, urb);
  715. spin_unlock_irqrestore(&xhci->lock, flags);
  716. return -ESHUTDOWN;
  717. }
  718. /* Get the right ring for the given URB.
  719. * If the endpoint supports streams, boundary check the URB's stream ID.
  720. * If the endpoint doesn't support streams, return the singular endpoint ring.
  721. */
  722. static struct xhci_ring *xhci_urb_to_transfer_ring(struct xhci_hcd *xhci,
  723. struct urb *urb)
  724. {
  725. unsigned int slot_id;
  726. unsigned int ep_index;
  727. unsigned int stream_id;
  728. struct xhci_virt_ep *ep;
  729. slot_id = urb->dev->slot_id;
  730. ep_index = xhci_get_endpoint_index(&urb->ep->desc);
  731. stream_id = urb->stream_id;
  732. ep = &xhci->devs[slot_id]->eps[ep_index];
  733. /* Common case: no streams */
  734. if (!(ep->ep_state & EP_HAS_STREAMS))
  735. return ep->ring;
  736. if (stream_id == 0) {
  737. xhci_warn(xhci,
  738. "WARN: Slot ID %u, ep index %u has streams, "
  739. "but URB has no stream ID.\n",
  740. slot_id, ep_index);
  741. return NULL;
  742. }
  743. if (stream_id < ep->stream_info->num_streams)
  744. return ep->stream_info->stream_rings[stream_id];
  745. xhci_warn(xhci,
  746. "WARN: Slot ID %u, ep index %u has "
  747. "stream IDs 1 to %u allocated, "
  748. "but stream ID %u is requested.\n",
  749. slot_id, ep_index,
  750. ep->stream_info->num_streams - 1,
  751. stream_id);
  752. return NULL;
  753. }
  754. /*
  755. * Remove the URB's TD from the endpoint ring. This may cause the HC to stop
  756. * USB transfers, potentially stopping in the middle of a TRB buffer. The HC
  757. * should pick up where it left off in the TD, unless a Set Transfer Ring
  758. * Dequeue Pointer is issued.
  759. *
  760. * The TRBs that make up the buffers for the canceled URB will be "removed" from
  761. * the ring. Since the ring is a contiguous structure, they can't be physically
  762. * removed. Instead, there are two options:
  763. *
  764. * 1) If the HC is in the middle of processing the URB to be canceled, we
  765. * simply move the ring's dequeue pointer past those TRBs using the Set
  766. * Transfer Ring Dequeue Pointer command. This will be the common case,
  767. * when drivers timeout on the last submitted URB and attempt to cancel.
  768. *
  769. * 2) If the HC is in the middle of a different TD, we turn the TRBs into a
  770. * series of 1-TRB transfer no-op TDs. (No-ops shouldn't be chained.) The
  771. * HC will need to invalidate the any TRBs it has cached after the stop
  772. * endpoint command, as noted in the xHCI 0.95 errata.
  773. *
  774. * 3) The TD may have completed by the time the Stop Endpoint Command
  775. * completes, so software needs to handle that case too.
  776. *
  777. * This function should protect against the TD enqueueing code ringing the
  778. * doorbell while this code is waiting for a Stop Endpoint command to complete.
  779. * It also needs to account for multiple cancellations on happening at the same
  780. * time for the same endpoint.
  781. *
  782. * Note that this function can be called in any context, or so says
  783. * usb_hcd_unlink_urb()
  784. */
  785. int xhci_urb_dequeue(struct usb_hcd *hcd, struct urb *urb, int status)
  786. {
  787. unsigned long flags;
  788. int ret, i;
  789. u32 temp;
  790. struct xhci_hcd *xhci;
  791. struct urb_priv *urb_priv;
  792. struct xhci_td *td;
  793. unsigned int ep_index;
  794. struct xhci_ring *ep_ring;
  795. struct xhci_virt_ep *ep;
  796. xhci = hcd_to_xhci(hcd);
  797. spin_lock_irqsave(&xhci->lock, flags);
  798. /* Make sure the URB hasn't completed or been unlinked already */
  799. ret = usb_hcd_check_unlink_urb(hcd, urb, status);
  800. if (ret || !urb->hcpriv)
  801. goto done;
  802. temp = xhci_readl(xhci, &xhci->op_regs->status);
  803. if (temp == 0xffffffff) {
  804. xhci_dbg(xhci, "HW died, freeing TD.\n");
  805. urb_priv = urb->hcpriv;
  806. usb_hcd_unlink_urb_from_ep(hcd, urb);
  807. spin_unlock_irqrestore(&xhci->lock, flags);
  808. usb_hcd_giveback_urb(xhci_to_hcd(xhci), urb, -ESHUTDOWN);
  809. xhci_urb_free_priv(xhci, urb_priv);
  810. return ret;
  811. }
  812. if (xhci->xhc_state & XHCI_STATE_DYING) {
  813. xhci_dbg(xhci, "Ep 0x%x: URB %p to be canceled on "
  814. "non-responsive xHCI host.\n",
  815. urb->ep->desc.bEndpointAddress, urb);
  816. /* Let the stop endpoint command watchdog timer (which set this
  817. * state) finish cleaning up the endpoint TD lists. We must
  818. * have caught it in the middle of dropping a lock and giving
  819. * back an URB.
  820. */
  821. goto done;
  822. }
  823. xhci_dbg(xhci, "Cancel URB %p\n", urb);
  824. xhci_dbg(xhci, "Event ring:\n");
  825. xhci_debug_ring(xhci, xhci->event_ring);
  826. ep_index = xhci_get_endpoint_index(&urb->ep->desc);
  827. ep = &xhci->devs[urb->dev->slot_id]->eps[ep_index];
  828. ep_ring = xhci_urb_to_transfer_ring(xhci, urb);
  829. if (!ep_ring) {
  830. ret = -EINVAL;
  831. goto done;
  832. }
  833. xhci_dbg(xhci, "Endpoint ring:\n");
  834. xhci_debug_ring(xhci, ep_ring);
  835. urb_priv = urb->hcpriv;
  836. for (i = urb_priv->td_cnt; i < urb_priv->length; i++) {
  837. td = urb_priv->td[i];
  838. list_add_tail(&td->cancelled_td_list, &ep->cancelled_td_list);
  839. }
  840. /* Queue a stop endpoint command, but only if this is
  841. * the first cancellation to be handled.
  842. */
  843. if (!(ep->ep_state & EP_HALT_PENDING)) {
  844. ep->ep_state |= EP_HALT_PENDING;
  845. ep->stop_cmds_pending++;
  846. ep->stop_cmd_timer.expires = jiffies +
  847. XHCI_STOP_EP_CMD_TIMEOUT * HZ;
  848. add_timer(&ep->stop_cmd_timer);
  849. xhci_queue_stop_endpoint(xhci, urb->dev->slot_id, ep_index);
  850. xhci_ring_cmd_db(xhci);
  851. }
  852. done:
  853. spin_unlock_irqrestore(&xhci->lock, flags);
  854. return ret;
  855. }
  856. /* Drop an endpoint from a new bandwidth configuration for this device.
  857. * Only one call to this function is allowed per endpoint before
  858. * check_bandwidth() or reset_bandwidth() must be called.
  859. * A call to xhci_drop_endpoint() followed by a call to xhci_add_endpoint() will
  860. * add the endpoint to the schedule with possibly new parameters denoted by a
  861. * different endpoint descriptor in usb_host_endpoint.
  862. * A call to xhci_add_endpoint() followed by a call to xhci_drop_endpoint() is
  863. * not allowed.
  864. *
  865. * The USB core will not allow URBs to be queued to an endpoint that is being
  866. * disabled, so there's no need for mutual exclusion to protect
  867. * the xhci->devs[slot_id] structure.
  868. */
  869. int xhci_drop_endpoint(struct usb_hcd *hcd, struct usb_device *udev,
  870. struct usb_host_endpoint *ep)
  871. {
  872. struct xhci_hcd *xhci;
  873. struct xhci_container_ctx *in_ctx, *out_ctx;
  874. struct xhci_input_control_ctx *ctrl_ctx;
  875. struct xhci_slot_ctx *slot_ctx;
  876. unsigned int last_ctx;
  877. unsigned int ep_index;
  878. struct xhci_ep_ctx *ep_ctx;
  879. u32 drop_flag;
  880. u32 new_add_flags, new_drop_flags, new_slot_info;
  881. int ret;
  882. ret = xhci_check_args(hcd, udev, ep, 1, __func__);
  883. if (ret <= 0)
  884. return ret;
  885. xhci = hcd_to_xhci(hcd);
  886. xhci_dbg(xhci, "%s called for udev %p\n", __func__, udev);
  887. drop_flag = xhci_get_endpoint_flag(&ep->desc);
  888. if (drop_flag == SLOT_FLAG || drop_flag == EP0_FLAG) {
  889. xhci_dbg(xhci, "xHCI %s - can't drop slot or ep 0 %#x\n",
  890. __func__, drop_flag);
  891. return 0;
  892. }
  893. if (!xhci->devs || !xhci->devs[udev->slot_id]) {
  894. xhci_warn(xhci, "xHCI %s called with unaddressed device\n",
  895. __func__);
  896. return -EINVAL;
  897. }
  898. in_ctx = xhci->devs[udev->slot_id]->in_ctx;
  899. out_ctx = xhci->devs[udev->slot_id]->out_ctx;
  900. ctrl_ctx = xhci_get_input_control_ctx(xhci, in_ctx);
  901. ep_index = xhci_get_endpoint_index(&ep->desc);
  902. ep_ctx = xhci_get_ep_ctx(xhci, out_ctx, ep_index);
  903. /* If the HC already knows the endpoint is disabled,
  904. * or the HCD has noted it is disabled, ignore this request
  905. */
  906. if ((ep_ctx->ep_info & EP_STATE_MASK) == EP_STATE_DISABLED ||
  907. ctrl_ctx->drop_flags & xhci_get_endpoint_flag(&ep->desc)) {
  908. xhci_warn(xhci, "xHCI %s called with disabled ep %p\n",
  909. __func__, ep);
  910. return 0;
  911. }
  912. ctrl_ctx->drop_flags |= drop_flag;
  913. new_drop_flags = ctrl_ctx->drop_flags;
  914. ctrl_ctx->add_flags &= ~drop_flag;
  915. new_add_flags = ctrl_ctx->add_flags;
  916. last_ctx = xhci_last_valid_endpoint(ctrl_ctx->add_flags);
  917. slot_ctx = xhci_get_slot_ctx(xhci, in_ctx);
  918. /* Update the last valid endpoint context, if we deleted the last one */
  919. if ((slot_ctx->dev_info & LAST_CTX_MASK) > LAST_CTX(last_ctx)) {
  920. slot_ctx->dev_info &= ~LAST_CTX_MASK;
  921. slot_ctx->dev_info |= LAST_CTX(last_ctx);
  922. }
  923. new_slot_info = slot_ctx->dev_info;
  924. xhci_endpoint_zero(xhci, xhci->devs[udev->slot_id], ep);
  925. xhci_dbg(xhci, "drop ep 0x%x, slot id %d, new drop flags = %#x, new add flags = %#x, new slot info = %#x\n",
  926. (unsigned int) ep->desc.bEndpointAddress,
  927. udev->slot_id,
  928. (unsigned int) new_drop_flags,
  929. (unsigned int) new_add_flags,
  930. (unsigned int) new_slot_info);
  931. return 0;
  932. }
  933. /* Add an endpoint to a new possible bandwidth configuration for this device.
  934. * Only one call to this function is allowed per endpoint before
  935. * check_bandwidth() or reset_bandwidth() must be called.
  936. * A call to xhci_drop_endpoint() followed by a call to xhci_add_endpoint() will
  937. * add the endpoint to the schedule with possibly new parameters denoted by a
  938. * different endpoint descriptor in usb_host_endpoint.
  939. * A call to xhci_add_endpoint() followed by a call to xhci_drop_endpoint() is
  940. * not allowed.
  941. *
  942. * The USB core will not allow URBs to be queued to an endpoint until the
  943. * configuration or alt setting is installed in the device, so there's no need
  944. * for mutual exclusion to protect the xhci->devs[slot_id] structure.
  945. */
  946. int xhci_add_endpoint(struct usb_hcd *hcd, struct usb_device *udev,
  947. struct usb_host_endpoint *ep)
  948. {
  949. struct xhci_hcd *xhci;
  950. struct xhci_container_ctx *in_ctx, *out_ctx;
  951. unsigned int ep_index;
  952. struct xhci_ep_ctx *ep_ctx;
  953. struct xhci_slot_ctx *slot_ctx;
  954. struct xhci_input_control_ctx *ctrl_ctx;
  955. u32 added_ctxs;
  956. unsigned int last_ctx;
  957. u32 new_add_flags, new_drop_flags, new_slot_info;
  958. int ret = 0;
  959. ret = xhci_check_args(hcd, udev, ep, 1, __func__);
  960. if (ret <= 0) {
  961. /* So we won't queue a reset ep command for a root hub */
  962. ep->hcpriv = NULL;
  963. return ret;
  964. }
  965. xhci = hcd_to_xhci(hcd);
  966. added_ctxs = xhci_get_endpoint_flag(&ep->desc);
  967. last_ctx = xhci_last_valid_endpoint(added_ctxs);
  968. if (added_ctxs == SLOT_FLAG || added_ctxs == EP0_FLAG) {
  969. /* FIXME when we have to issue an evaluate endpoint command to
  970. * deal with ep0 max packet size changing once we get the
  971. * descriptors
  972. */
  973. xhci_dbg(xhci, "xHCI %s - can't add slot or ep 0 %#x\n",
  974. __func__, added_ctxs);
  975. return 0;
  976. }
  977. if (!xhci->devs || !xhci->devs[udev->slot_id]) {
  978. xhci_warn(xhci, "xHCI %s called with unaddressed device\n",
  979. __func__);
  980. return -EINVAL;
  981. }
  982. in_ctx = xhci->devs[udev->slot_id]->in_ctx;
  983. out_ctx = xhci->devs[udev->slot_id]->out_ctx;
  984. ctrl_ctx = xhci_get_input_control_ctx(xhci, in_ctx);
  985. ep_index = xhci_get_endpoint_index(&ep->desc);
  986. ep_ctx = xhci_get_ep_ctx(xhci, out_ctx, ep_index);
  987. /* If the HCD has already noted the endpoint is enabled,
  988. * ignore this request.
  989. */
  990. if (ctrl_ctx->add_flags & xhci_get_endpoint_flag(&ep->desc)) {
  991. xhci_warn(xhci, "xHCI %s called with enabled ep %p\n",
  992. __func__, ep);
  993. return 0;
  994. }
  995. /*
  996. * Configuration and alternate setting changes must be done in
  997. * process context, not interrupt context (or so documenation
  998. * for usb_set_interface() and usb_set_configuration() claim).
  999. */
  1000. if (xhci_endpoint_init(xhci, xhci->devs[udev->slot_id],
  1001. udev, ep, GFP_NOIO) < 0) {
  1002. dev_dbg(&udev->dev, "%s - could not initialize ep %#x\n",
  1003. __func__, ep->desc.bEndpointAddress);
  1004. return -ENOMEM;
  1005. }
  1006. ctrl_ctx->add_flags |= added_ctxs;
  1007. new_add_flags = ctrl_ctx->add_flags;
  1008. /* If xhci_endpoint_disable() was called for this endpoint, but the
  1009. * xHC hasn't been notified yet through the check_bandwidth() call,
  1010. * this re-adds a new state for the endpoint from the new endpoint
  1011. * descriptors. We must drop and re-add this endpoint, so we leave the
  1012. * drop flags alone.
  1013. */
  1014. new_drop_flags = ctrl_ctx->drop_flags;
  1015. slot_ctx = xhci_get_slot_ctx(xhci, in_ctx);
  1016. /* Update the last valid endpoint context, if we just added one past */
  1017. if ((slot_ctx->dev_info & LAST_CTX_MASK) < LAST_CTX(last_ctx)) {
  1018. slot_ctx->dev_info &= ~LAST_CTX_MASK;
  1019. slot_ctx->dev_info |= LAST_CTX(last_ctx);
  1020. }
  1021. new_slot_info = slot_ctx->dev_info;
  1022. /* Store the usb_device pointer for later use */
  1023. ep->hcpriv = udev;
  1024. xhci_dbg(xhci, "add ep 0x%x, slot id %d, new drop flags = %#x, new add flags = %#x, new slot info = %#x\n",
  1025. (unsigned int) ep->desc.bEndpointAddress,
  1026. udev->slot_id,
  1027. (unsigned int) new_drop_flags,
  1028. (unsigned int) new_add_flags,
  1029. (unsigned int) new_slot_info);
  1030. return 0;
  1031. }
  1032. static void xhci_zero_in_ctx(struct xhci_hcd *xhci, struct xhci_virt_device *virt_dev)
  1033. {
  1034. struct xhci_input_control_ctx *ctrl_ctx;
  1035. struct xhci_ep_ctx *ep_ctx;
  1036. struct xhci_slot_ctx *slot_ctx;
  1037. int i;
  1038. /* When a device's add flag and drop flag are zero, any subsequent
  1039. * configure endpoint command will leave that endpoint's state
  1040. * untouched. Make sure we don't leave any old state in the input
  1041. * endpoint contexts.
  1042. */
  1043. ctrl_ctx = xhci_get_input_control_ctx(xhci, virt_dev->in_ctx);
  1044. ctrl_ctx->drop_flags = 0;
  1045. ctrl_ctx->add_flags = 0;
  1046. slot_ctx = xhci_get_slot_ctx(xhci, virt_dev->in_ctx);
  1047. slot_ctx->dev_info &= ~LAST_CTX_MASK;
  1048. /* Endpoint 0 is always valid */
  1049. slot_ctx->dev_info |= LAST_CTX(1);
  1050. for (i = 1; i < 31; ++i) {
  1051. ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, i);
  1052. ep_ctx->ep_info = 0;
  1053. ep_ctx->ep_info2 = 0;
  1054. ep_ctx->deq = 0;
  1055. ep_ctx->tx_info = 0;
  1056. }
  1057. }
  1058. static int xhci_configure_endpoint_result(struct xhci_hcd *xhci,
  1059. struct usb_device *udev, int *cmd_status)
  1060. {
  1061. int ret;
  1062. switch (*cmd_status) {
  1063. case COMP_ENOMEM:
  1064. dev_warn(&udev->dev, "Not enough host controller resources "
  1065. "for new device state.\n");
  1066. ret = -ENOMEM;
  1067. /* FIXME: can we allocate more resources for the HC? */
  1068. break;
  1069. case COMP_BW_ERR:
  1070. dev_warn(&udev->dev, "Not enough bandwidth "
  1071. "for new device state.\n");
  1072. ret = -ENOSPC;
  1073. /* FIXME: can we go back to the old state? */
  1074. break;
  1075. case COMP_TRB_ERR:
  1076. /* the HCD set up something wrong */
  1077. dev_warn(&udev->dev, "ERROR: Endpoint drop flag = 0, "
  1078. "add flag = 1, "
  1079. "and endpoint is not disabled.\n");
  1080. ret = -EINVAL;
  1081. break;
  1082. case COMP_SUCCESS:
  1083. dev_dbg(&udev->dev, "Successful Endpoint Configure command\n");
  1084. ret = 0;
  1085. break;
  1086. default:
  1087. xhci_err(xhci, "ERROR: unexpected command completion "
  1088. "code 0x%x.\n", *cmd_status);
  1089. ret = -EINVAL;
  1090. break;
  1091. }
  1092. return ret;
  1093. }
  1094. static int xhci_evaluate_context_result(struct xhci_hcd *xhci,
  1095. struct usb_device *udev, int *cmd_status)
  1096. {
  1097. int ret;
  1098. struct xhci_virt_device *virt_dev = xhci->devs[udev->slot_id];
  1099. switch (*cmd_status) {
  1100. case COMP_EINVAL:
  1101. dev_warn(&udev->dev, "WARN: xHCI driver setup invalid evaluate "
  1102. "context command.\n");
  1103. ret = -EINVAL;
  1104. break;
  1105. case COMP_EBADSLT:
  1106. dev_warn(&udev->dev, "WARN: slot not enabled for"
  1107. "evaluate context command.\n");
  1108. case COMP_CTX_STATE:
  1109. dev_warn(&udev->dev, "WARN: invalid context state for "
  1110. "evaluate context command.\n");
  1111. xhci_dbg_ctx(xhci, virt_dev->out_ctx, 1);
  1112. ret = -EINVAL;
  1113. break;
  1114. case COMP_SUCCESS:
  1115. dev_dbg(&udev->dev, "Successful evaluate context command\n");
  1116. ret = 0;
  1117. break;
  1118. default:
  1119. xhci_err(xhci, "ERROR: unexpected command completion "
  1120. "code 0x%x.\n", *cmd_status);
  1121. ret = -EINVAL;
  1122. break;
  1123. }
  1124. return ret;
  1125. }
  1126. /* Issue a configure endpoint command or evaluate context command
  1127. * and wait for it to finish.
  1128. */
  1129. static int xhci_configure_endpoint(struct xhci_hcd *xhci,
  1130. struct usb_device *udev,
  1131. struct xhci_command *command,
  1132. bool ctx_change, bool must_succeed)
  1133. {
  1134. int ret;
  1135. int timeleft;
  1136. unsigned long flags;
  1137. struct xhci_container_ctx *in_ctx;
  1138. struct completion *cmd_completion;
  1139. int *cmd_status;
  1140. struct xhci_virt_device *virt_dev;
  1141. spin_lock_irqsave(&xhci->lock, flags);
  1142. virt_dev = xhci->devs[udev->slot_id];
  1143. if (command) {
  1144. in_ctx = command->in_ctx;
  1145. cmd_completion = command->completion;
  1146. cmd_status = &command->status;
  1147. command->command_trb = xhci->cmd_ring->enqueue;
  1148. list_add_tail(&command->cmd_list, &virt_dev->cmd_list);
  1149. } else {
  1150. in_ctx = virt_dev->in_ctx;
  1151. cmd_completion = &virt_dev->cmd_completion;
  1152. cmd_status = &virt_dev->cmd_status;
  1153. }
  1154. init_completion(cmd_completion);
  1155. if (!ctx_change)
  1156. ret = xhci_queue_configure_endpoint(xhci, in_ctx->dma,
  1157. udev->slot_id, must_succeed);
  1158. else
  1159. ret = xhci_queue_evaluate_context(xhci, in_ctx->dma,
  1160. udev->slot_id);
  1161. if (ret < 0) {
  1162. if (command)
  1163. list_del(&command->cmd_list);
  1164. spin_unlock_irqrestore(&xhci->lock, flags);
  1165. xhci_dbg(xhci, "FIXME allocate a new ring segment\n");
  1166. return -ENOMEM;
  1167. }
  1168. xhci_ring_cmd_db(xhci);
  1169. spin_unlock_irqrestore(&xhci->lock, flags);
  1170. /* Wait for the configure endpoint command to complete */
  1171. timeleft = wait_for_completion_interruptible_timeout(
  1172. cmd_completion,
  1173. USB_CTRL_SET_TIMEOUT);
  1174. if (timeleft <= 0) {
  1175. xhci_warn(xhci, "%s while waiting for %s command\n",
  1176. timeleft == 0 ? "Timeout" : "Signal",
  1177. ctx_change == 0 ?
  1178. "configure endpoint" :
  1179. "evaluate context");
  1180. /* FIXME cancel the configure endpoint command */
  1181. return -ETIME;
  1182. }
  1183. if (!ctx_change)
  1184. return xhci_configure_endpoint_result(xhci, udev, cmd_status);
  1185. return xhci_evaluate_context_result(xhci, udev, cmd_status);
  1186. }
  1187. /* Called after one or more calls to xhci_add_endpoint() or
  1188. * xhci_drop_endpoint(). If this call fails, the USB core is expected
  1189. * to call xhci_reset_bandwidth().
  1190. *
  1191. * Since we are in the middle of changing either configuration or
  1192. * installing a new alt setting, the USB core won't allow URBs to be
  1193. * enqueued for any endpoint on the old config or interface. Nothing
  1194. * else should be touching the xhci->devs[slot_id] structure, so we
  1195. * don't need to take the xhci->lock for manipulating that.
  1196. */
  1197. int xhci_check_bandwidth(struct usb_hcd *hcd, struct usb_device *udev)
  1198. {
  1199. int i;
  1200. int ret = 0;
  1201. struct xhci_hcd *xhci;
  1202. struct xhci_virt_device *virt_dev;
  1203. struct xhci_input_control_ctx *ctrl_ctx;
  1204. struct xhci_slot_ctx *slot_ctx;
  1205. ret = xhci_check_args(hcd, udev, NULL, 0, __func__);
  1206. if (ret <= 0)
  1207. return ret;
  1208. xhci = hcd_to_xhci(hcd);
  1209. if (!udev->slot_id || !xhci->devs || !xhci->devs[udev->slot_id]) {
  1210. xhci_warn(xhci, "xHCI %s called with unaddressed device\n",
  1211. __func__);
  1212. return -EINVAL;
  1213. }
  1214. xhci_dbg(xhci, "%s called for udev %p\n", __func__, udev);
  1215. virt_dev = xhci->devs[udev->slot_id];
  1216. /* See section 4.6.6 - A0 = 1; A1 = D0 = D1 = 0 */
  1217. ctrl_ctx = xhci_get_input_control_ctx(xhci, virt_dev->in_ctx);
  1218. ctrl_ctx->add_flags |= SLOT_FLAG;
  1219. ctrl_ctx->add_flags &= ~EP0_FLAG;
  1220. ctrl_ctx->drop_flags &= ~SLOT_FLAG;
  1221. ctrl_ctx->drop_flags &= ~EP0_FLAG;
  1222. xhci_dbg(xhci, "New Input Control Context:\n");
  1223. slot_ctx = xhci_get_slot_ctx(xhci, virt_dev->in_ctx);
  1224. xhci_dbg_ctx(xhci, virt_dev->in_ctx,
  1225. LAST_CTX_TO_EP_NUM(slot_ctx->dev_info));
  1226. ret = xhci_configure_endpoint(xhci, udev, NULL,
  1227. false, false);
  1228. if (ret) {
  1229. /* Callee should call reset_bandwidth() */
  1230. return ret;
  1231. }
  1232. xhci_dbg(xhci, "Output context after successful config ep cmd:\n");
  1233. xhci_dbg_ctx(xhci, virt_dev->out_ctx,
  1234. LAST_CTX_TO_EP_NUM(slot_ctx->dev_info));
  1235. xhci_zero_in_ctx(xhci, virt_dev);
  1236. /* Install new rings and free or cache any old rings */
  1237. for (i = 1; i < 31; ++i) {
  1238. if (!virt_dev->eps[i].new_ring)
  1239. continue;
  1240. /* Only cache or free the old ring if it exists.
  1241. * It may not if this is the first add of an endpoint.
  1242. */
  1243. if (virt_dev->eps[i].ring) {
  1244. xhci_free_or_cache_endpoint_ring(xhci, virt_dev, i);
  1245. }
  1246. virt_dev->eps[i].ring = virt_dev->eps[i].new_ring;
  1247. virt_dev->eps[i].new_ring = NULL;
  1248. }
  1249. return ret;
  1250. }
  1251. void xhci_reset_bandwidth(struct usb_hcd *hcd, struct usb_device *udev)
  1252. {
  1253. struct xhci_hcd *xhci;
  1254. struct xhci_virt_device *virt_dev;
  1255. int i, ret;
  1256. ret = xhci_check_args(hcd, udev, NULL, 0, __func__);
  1257. if (ret <= 0)
  1258. return;
  1259. xhci = hcd_to_xhci(hcd);
  1260. if (!xhci->devs || !xhci->devs[udev->slot_id]) {
  1261. xhci_warn(xhci, "xHCI %s called with unaddressed device\n",
  1262. __func__);
  1263. return;
  1264. }
  1265. xhci_dbg(xhci, "%s called for udev %p\n", __func__, udev);
  1266. virt_dev = xhci->devs[udev->slot_id];
  1267. /* Free any rings allocated for added endpoints */
  1268. for (i = 0; i < 31; ++i) {
  1269. if (virt_dev->eps[i].new_ring) {
  1270. xhci_ring_free(xhci, virt_dev->eps[i].new_ring);
  1271. virt_dev->eps[i].new_ring = NULL;
  1272. }
  1273. }
  1274. xhci_zero_in_ctx(xhci, virt_dev);
  1275. }
  1276. static void xhci_setup_input_ctx_for_config_ep(struct xhci_hcd *xhci,
  1277. struct xhci_container_ctx *in_ctx,
  1278. struct xhci_container_ctx *out_ctx,
  1279. u32 add_flags, u32 drop_flags)
  1280. {
  1281. struct xhci_input_control_ctx *ctrl_ctx;
  1282. ctrl_ctx = xhci_get_input_control_ctx(xhci, in_ctx);
  1283. ctrl_ctx->add_flags = add_flags;
  1284. ctrl_ctx->drop_flags = drop_flags;
  1285. xhci_slot_copy(xhci, in_ctx, out_ctx);
  1286. ctrl_ctx->add_flags |= SLOT_FLAG;
  1287. xhci_dbg(xhci, "Input Context:\n");
  1288. xhci_dbg_ctx(xhci, in_ctx, xhci_last_valid_endpoint(add_flags));
  1289. }
  1290. void xhci_setup_input_ctx_for_quirk(struct xhci_hcd *xhci,
  1291. unsigned int slot_id, unsigned int ep_index,
  1292. struct xhci_dequeue_state *deq_state)
  1293. {
  1294. struct xhci_container_ctx *in_ctx;
  1295. struct xhci_ep_ctx *ep_ctx;
  1296. u32 added_ctxs;
  1297. dma_addr_t addr;
  1298. xhci_endpoint_copy(xhci, xhci->devs[slot_id]->in_ctx,
  1299. xhci->devs[slot_id]->out_ctx, ep_index);
  1300. in_ctx = xhci->devs[slot_id]->in_ctx;
  1301. ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, ep_index);
  1302. addr = xhci_trb_virt_to_dma(deq_state->new_deq_seg,
  1303. deq_state->new_deq_ptr);
  1304. if (addr == 0) {
  1305. xhci_warn(xhci, "WARN Cannot submit config ep after "
  1306. "reset ep command\n");
  1307. xhci_warn(xhci, "WARN deq seg = %p, deq ptr = %p\n",
  1308. deq_state->new_deq_seg,
  1309. deq_state->new_deq_ptr);
  1310. return;
  1311. }
  1312. ep_ctx->deq = addr | deq_state->new_cycle_state;
  1313. added_ctxs = xhci_get_endpoint_flag_from_index(ep_index);
  1314. xhci_setup_input_ctx_for_config_ep(xhci, xhci->devs[slot_id]->in_ctx,
  1315. xhci->devs[slot_id]->out_ctx, added_ctxs, added_ctxs);
  1316. }
  1317. void xhci_cleanup_stalled_ring(struct xhci_hcd *xhci,
  1318. struct usb_device *udev, unsigned int ep_index)
  1319. {
  1320. struct xhci_dequeue_state deq_state;
  1321. struct xhci_virt_ep *ep;
  1322. xhci_dbg(xhci, "Cleaning up stalled endpoint ring\n");
  1323. ep = &xhci->devs[udev->slot_id]->eps[ep_index];
  1324. /* We need to move the HW's dequeue pointer past this TD,
  1325. * or it will attempt to resend it on the next doorbell ring.
  1326. */
  1327. xhci_find_new_dequeue_state(xhci, udev->slot_id,
  1328. ep_index, ep->stopped_stream, ep->stopped_td,
  1329. &deq_state);
  1330. /* HW with the reset endpoint quirk will use the saved dequeue state to
  1331. * issue a configure endpoint command later.
  1332. */
  1333. if (!(xhci->quirks & XHCI_RESET_EP_QUIRK)) {
  1334. xhci_dbg(xhci, "Queueing new dequeue state\n");
  1335. xhci_queue_new_dequeue_state(xhci, udev->slot_id,
  1336. ep_index, ep->stopped_stream, &deq_state);
  1337. } else {
  1338. /* Better hope no one uses the input context between now and the
  1339. * reset endpoint completion!
  1340. * XXX: No idea how this hardware will react when stream rings
  1341. * are enabled.
  1342. */
  1343. xhci_dbg(xhci, "Setting up input context for "
  1344. "configure endpoint command\n");
  1345. xhci_setup_input_ctx_for_quirk(xhci, udev->slot_id,
  1346. ep_index, &deq_state);
  1347. }
  1348. }
  1349. /* Deal with stalled endpoints. The core should have sent the control message
  1350. * to clear the halt condition. However, we need to make the xHCI hardware
  1351. * reset its sequence number, since a device will expect a sequence number of
  1352. * zero after the halt condition is cleared.
  1353. * Context: in_interrupt
  1354. */
  1355. void xhci_endpoint_reset(struct usb_hcd *hcd,
  1356. struct usb_host_endpoint *ep)
  1357. {
  1358. struct xhci_hcd *xhci;
  1359. struct usb_device *udev;
  1360. unsigned int ep_index;
  1361. unsigned long flags;
  1362. int ret;
  1363. struct xhci_virt_ep *virt_ep;
  1364. xhci = hcd_to_xhci(hcd);
  1365. udev = (struct usb_device *) ep->hcpriv;
  1366. /* Called with a root hub endpoint (or an endpoint that wasn't added
  1367. * with xhci_add_endpoint()
  1368. */
  1369. if (!ep->hcpriv)
  1370. return;
  1371. ep_index = xhci_get_endpoint_index(&ep->desc);
  1372. virt_ep = &xhci->devs[udev->slot_id]->eps[ep_index];
  1373. if (!virt_ep->stopped_td) {
  1374. xhci_dbg(xhci, "Endpoint 0x%x not halted, refusing to reset.\n",
  1375. ep->desc.bEndpointAddress);
  1376. return;
  1377. }
  1378. if (usb_endpoint_xfer_control(&ep->desc)) {
  1379. xhci_dbg(xhci, "Control endpoint stall already handled.\n");
  1380. return;
  1381. }
  1382. xhci_dbg(xhci, "Queueing reset endpoint command\n");
  1383. spin_lock_irqsave(&xhci->lock, flags);
  1384. ret = xhci_queue_reset_ep(xhci, udev->slot_id, ep_index);
  1385. /*
  1386. * Can't change the ring dequeue pointer until it's transitioned to the
  1387. * stopped state, which is only upon a successful reset endpoint
  1388. * command. Better hope that last command worked!
  1389. */
  1390. if (!ret) {
  1391. xhci_cleanup_stalled_ring(xhci, udev, ep_index);
  1392. kfree(virt_ep->stopped_td);
  1393. xhci_ring_cmd_db(xhci);
  1394. }
  1395. virt_ep->stopped_td = NULL;
  1396. virt_ep->stopped_trb = NULL;
  1397. virt_ep->stopped_stream = 0;
  1398. spin_unlock_irqrestore(&xhci->lock, flags);
  1399. if (ret)
  1400. xhci_warn(xhci, "FIXME allocate a new ring segment\n");
  1401. }
  1402. static int xhci_check_streams_endpoint(struct xhci_hcd *xhci,
  1403. struct usb_device *udev, struct usb_host_endpoint *ep,
  1404. unsigned int slot_id)
  1405. {
  1406. int ret;
  1407. unsigned int ep_index;
  1408. unsigned int ep_state;
  1409. if (!ep)
  1410. return -EINVAL;
  1411. ret = xhci_check_args(xhci_to_hcd(xhci), udev, ep, 1, __func__);
  1412. if (ret <= 0)
  1413. return -EINVAL;
  1414. if (ep->ss_ep_comp.bmAttributes == 0) {
  1415. xhci_warn(xhci, "WARN: SuperSpeed Endpoint Companion"
  1416. " descriptor for ep 0x%x does not support streams\n",
  1417. ep->desc.bEndpointAddress);
  1418. return -EINVAL;
  1419. }
  1420. ep_index = xhci_get_endpoint_index(&ep->desc);
  1421. ep_state = xhci->devs[slot_id]->eps[ep_index].ep_state;
  1422. if (ep_state & EP_HAS_STREAMS ||
  1423. ep_state & EP_GETTING_STREAMS) {
  1424. xhci_warn(xhci, "WARN: SuperSpeed bulk endpoint 0x%x "
  1425. "already has streams set up.\n",
  1426. ep->desc.bEndpointAddress);
  1427. xhci_warn(xhci, "Send email to xHCI maintainer and ask for "
  1428. "dynamic stream context array reallocation.\n");
  1429. return -EINVAL;
  1430. }
  1431. if (!list_empty(&xhci->devs[slot_id]->eps[ep_index].ring->td_list)) {
  1432. xhci_warn(xhci, "Cannot setup streams for SuperSpeed bulk "
  1433. "endpoint 0x%x; URBs are pending.\n",
  1434. ep->desc.bEndpointAddress);
  1435. return -EINVAL;
  1436. }
  1437. return 0;
  1438. }
  1439. static void xhci_calculate_streams_entries(struct xhci_hcd *xhci,
  1440. unsigned int *num_streams, unsigned int *num_stream_ctxs)
  1441. {
  1442. unsigned int max_streams;
  1443. /* The stream context array size must be a power of two */
  1444. *num_stream_ctxs = roundup_pow_of_two(*num_streams);
  1445. /*
  1446. * Find out how many primary stream array entries the host controller
  1447. * supports. Later we may use secondary stream arrays (similar to 2nd
  1448. * level page entries), but that's an optional feature for xHCI host
  1449. * controllers. xHCs must support at least 4 stream IDs.
  1450. */
  1451. max_streams = HCC_MAX_PSA(xhci->hcc_params);
  1452. if (*num_stream_ctxs > max_streams) {
  1453. xhci_dbg(xhci, "xHCI HW only supports %u stream ctx entries.\n",
  1454. max_streams);
  1455. *num_stream_ctxs = max_streams;
  1456. *num_streams = max_streams;
  1457. }
  1458. }
  1459. /* Returns an error code if one of the endpoint already has streams.
  1460. * This does not change any data structures, it only checks and gathers
  1461. * information.
  1462. */
  1463. static int xhci_calculate_streams_and_bitmask(struct xhci_hcd *xhci,
  1464. struct usb_device *udev,
  1465. struct usb_host_endpoint **eps, unsigned int num_eps,
  1466. unsigned int *num_streams, u32 *changed_ep_bitmask)
  1467. {
  1468. unsigned int max_streams;
  1469. unsigned int endpoint_flag;
  1470. int i;
  1471. int ret;
  1472. for (i = 0; i < num_eps; i++) {
  1473. ret = xhci_check_streams_endpoint(xhci, udev,
  1474. eps[i], udev->slot_id);
  1475. if (ret < 0)
  1476. return ret;
  1477. max_streams = USB_SS_MAX_STREAMS(
  1478. eps[i]->ss_ep_comp.bmAttributes);
  1479. if (max_streams < (*num_streams - 1)) {
  1480. xhci_dbg(xhci, "Ep 0x%x only supports %u stream IDs.\n",
  1481. eps[i]->desc.bEndpointAddress,
  1482. max_streams);
  1483. *num_streams = max_streams+1;
  1484. }
  1485. endpoint_flag = xhci_get_endpoint_flag(&eps[i]->desc);
  1486. if (*changed_ep_bitmask & endpoint_flag)
  1487. return -EINVAL;
  1488. *changed_ep_bitmask |= endpoint_flag;
  1489. }
  1490. return 0;
  1491. }
  1492. static u32 xhci_calculate_no_streams_bitmask(struct xhci_hcd *xhci,
  1493. struct usb_device *udev,
  1494. struct usb_host_endpoint **eps, unsigned int num_eps)
  1495. {
  1496. u32 changed_ep_bitmask = 0;
  1497. unsigned int slot_id;
  1498. unsigned int ep_index;
  1499. unsigned int ep_state;
  1500. int i;
  1501. slot_id = udev->slot_id;
  1502. if (!xhci->devs[slot_id])
  1503. return 0;
  1504. for (i = 0; i < num_eps; i++) {
  1505. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1506. ep_state = xhci->devs[slot_id]->eps[ep_index].ep_state;
  1507. /* Are streams already being freed for the endpoint? */
  1508. if (ep_state & EP_GETTING_NO_STREAMS) {
  1509. xhci_warn(xhci, "WARN Can't disable streams for "
  1510. "endpoint 0x%x\n, "
  1511. "streams are being disabled already.",
  1512. eps[i]->desc.bEndpointAddress);
  1513. return 0;
  1514. }
  1515. /* Are there actually any streams to free? */
  1516. if (!(ep_state & EP_HAS_STREAMS) &&
  1517. !(ep_state & EP_GETTING_STREAMS)) {
  1518. xhci_warn(xhci, "WARN Can't disable streams for "
  1519. "endpoint 0x%x\n, "
  1520. "streams are already disabled!",
  1521. eps[i]->desc.bEndpointAddress);
  1522. xhci_warn(xhci, "WARN xhci_free_streams() called "
  1523. "with non-streams endpoint\n");
  1524. return 0;
  1525. }
  1526. changed_ep_bitmask |= xhci_get_endpoint_flag(&eps[i]->desc);
  1527. }
  1528. return changed_ep_bitmask;
  1529. }
  1530. /*
  1531. * The USB device drivers use this function (though the HCD interface in USB
  1532. * core) to prepare a set of bulk endpoints to use streams. Streams are used to
  1533. * coordinate mass storage command queueing across multiple endpoints (basically
  1534. * a stream ID == a task ID).
  1535. *
  1536. * Setting up streams involves allocating the same size stream context array
  1537. * for each endpoint and issuing a configure endpoint command for all endpoints.
  1538. *
  1539. * Don't allow the call to succeed if one endpoint only supports one stream
  1540. * (which means it doesn't support streams at all).
  1541. *
  1542. * Drivers may get less stream IDs than they asked for, if the host controller
  1543. * hardware or endpoints claim they can't support the number of requested
  1544. * stream IDs.
  1545. */
  1546. int xhci_alloc_streams(struct usb_hcd *hcd, struct usb_device *udev,
  1547. struct usb_host_endpoint **eps, unsigned int num_eps,
  1548. unsigned int num_streams, gfp_t mem_flags)
  1549. {
  1550. int i, ret;
  1551. struct xhci_hcd *xhci;
  1552. struct xhci_virt_device *vdev;
  1553. struct xhci_command *config_cmd;
  1554. unsigned int ep_index;
  1555. unsigned int num_stream_ctxs;
  1556. unsigned long flags;
  1557. u32 changed_ep_bitmask = 0;
  1558. if (!eps)
  1559. return -EINVAL;
  1560. /* Add one to the number of streams requested to account for
  1561. * stream 0 that is reserved for xHCI usage.
  1562. */
  1563. num_streams += 1;
  1564. xhci = hcd_to_xhci(hcd);
  1565. xhci_dbg(xhci, "Driver wants %u stream IDs (including stream 0).\n",
  1566. num_streams);
  1567. config_cmd = xhci_alloc_command(xhci, true, true, mem_flags);
  1568. if (!config_cmd) {
  1569. xhci_dbg(xhci, "Could not allocate xHCI command structure.\n");
  1570. return -ENOMEM;
  1571. }
  1572. /* Check to make sure all endpoints are not already configured for
  1573. * streams. While we're at it, find the maximum number of streams that
  1574. * all the endpoints will support and check for duplicate endpoints.
  1575. */
  1576. spin_lock_irqsave(&xhci->lock, flags);
  1577. ret = xhci_calculate_streams_and_bitmask(xhci, udev, eps,
  1578. num_eps, &num_streams, &changed_ep_bitmask);
  1579. if (ret < 0) {
  1580. xhci_free_command(xhci, config_cmd);
  1581. spin_unlock_irqrestore(&xhci->lock, flags);
  1582. return ret;
  1583. }
  1584. if (num_streams <= 1) {
  1585. xhci_warn(xhci, "WARN: endpoints can't handle "
  1586. "more than one stream.\n");
  1587. xhci_free_command(xhci, config_cmd);
  1588. spin_unlock_irqrestore(&xhci->lock, flags);
  1589. return -EINVAL;
  1590. }
  1591. vdev = xhci->devs[udev->slot_id];
  1592. /* Mark each endpoint as being in transistion, so
  1593. * xhci_urb_enqueue() will reject all URBs.
  1594. */
  1595. for (i = 0; i < num_eps; i++) {
  1596. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1597. vdev->eps[ep_index].ep_state |= EP_GETTING_STREAMS;
  1598. }
  1599. spin_unlock_irqrestore(&xhci->lock, flags);
  1600. /* Setup internal data structures and allocate HW data structures for
  1601. * streams (but don't install the HW structures in the input context
  1602. * until we're sure all memory allocation succeeded).
  1603. */
  1604. xhci_calculate_streams_entries(xhci, &num_streams, &num_stream_ctxs);
  1605. xhci_dbg(xhci, "Need %u stream ctx entries for %u stream IDs.\n",
  1606. num_stream_ctxs, num_streams);
  1607. for (i = 0; i < num_eps; i++) {
  1608. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1609. vdev->eps[ep_index].stream_info = xhci_alloc_stream_info(xhci,
  1610. num_stream_ctxs,
  1611. num_streams, mem_flags);
  1612. if (!vdev->eps[ep_index].stream_info)
  1613. goto cleanup;
  1614. /* Set maxPstreams in endpoint context and update deq ptr to
  1615. * point to stream context array. FIXME
  1616. */
  1617. }
  1618. /* Set up the input context for a configure endpoint command. */
  1619. for (i = 0; i < num_eps; i++) {
  1620. struct xhci_ep_ctx *ep_ctx;
  1621. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1622. ep_ctx = xhci_get_ep_ctx(xhci, config_cmd->in_ctx, ep_index);
  1623. xhci_endpoint_copy(xhci, config_cmd->in_ctx,
  1624. vdev->out_ctx, ep_index);
  1625. xhci_setup_streams_ep_input_ctx(xhci, ep_ctx,
  1626. vdev->eps[ep_index].stream_info);
  1627. }
  1628. /* Tell the HW to drop its old copy of the endpoint context info
  1629. * and add the updated copy from the input context.
  1630. */
  1631. xhci_setup_input_ctx_for_config_ep(xhci, config_cmd->in_ctx,
  1632. vdev->out_ctx, changed_ep_bitmask, changed_ep_bitmask);
  1633. /* Issue and wait for the configure endpoint command */
  1634. ret = xhci_configure_endpoint(xhci, udev, config_cmd,
  1635. false, false);
  1636. /* xHC rejected the configure endpoint command for some reason, so we
  1637. * leave the old ring intact and free our internal streams data
  1638. * structure.
  1639. */
  1640. if (ret < 0)
  1641. goto cleanup;
  1642. spin_lock_irqsave(&xhci->lock, flags);
  1643. for (i = 0; i < num_eps; i++) {
  1644. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1645. vdev->eps[ep_index].ep_state &= ~EP_GETTING_STREAMS;
  1646. xhci_dbg(xhci, "Slot %u ep ctx %u now has streams.\n",
  1647. udev->slot_id, ep_index);
  1648. vdev->eps[ep_index].ep_state |= EP_HAS_STREAMS;
  1649. }
  1650. xhci_free_command(xhci, config_cmd);
  1651. spin_unlock_irqrestore(&xhci->lock, flags);
  1652. /* Subtract 1 for stream 0, which drivers can't use */
  1653. return num_streams - 1;
  1654. cleanup:
  1655. /* If it didn't work, free the streams! */
  1656. for (i = 0; i < num_eps; i++) {
  1657. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1658. xhci_free_stream_info(xhci, vdev->eps[ep_index].stream_info);
  1659. vdev->eps[ep_index].stream_info = NULL;
  1660. /* FIXME Unset maxPstreams in endpoint context and
  1661. * update deq ptr to point to normal string ring.
  1662. */
  1663. vdev->eps[ep_index].ep_state &= ~EP_GETTING_STREAMS;
  1664. vdev->eps[ep_index].ep_state &= ~EP_HAS_STREAMS;
  1665. xhci_endpoint_zero(xhci, vdev, eps[i]);
  1666. }
  1667. xhci_free_command(xhci, config_cmd);
  1668. return -ENOMEM;
  1669. }
  1670. /* Transition the endpoint from using streams to being a "normal" endpoint
  1671. * without streams.
  1672. *
  1673. * Modify the endpoint context state, submit a configure endpoint command,
  1674. * and free all endpoint rings for streams if that completes successfully.
  1675. */
  1676. int xhci_free_streams(struct usb_hcd *hcd, struct usb_device *udev,
  1677. struct usb_host_endpoint **eps, unsigned int num_eps,
  1678. gfp_t mem_flags)
  1679. {
  1680. int i, ret;
  1681. struct xhci_hcd *xhci;
  1682. struct xhci_virt_device *vdev;
  1683. struct xhci_command *command;
  1684. unsigned int ep_index;
  1685. unsigned long flags;
  1686. u32 changed_ep_bitmask;
  1687. xhci = hcd_to_xhci(hcd);
  1688. vdev = xhci->devs[udev->slot_id];
  1689. /* Set up a configure endpoint command to remove the streams rings */
  1690. spin_lock_irqsave(&xhci->lock, flags);
  1691. changed_ep_bitmask = xhci_calculate_no_streams_bitmask(xhci,
  1692. udev, eps, num_eps);
  1693. if (changed_ep_bitmask == 0) {
  1694. spin_unlock_irqrestore(&xhci->lock, flags);
  1695. return -EINVAL;
  1696. }
  1697. /* Use the xhci_command structure from the first endpoint. We may have
  1698. * allocated too many, but the driver may call xhci_free_streams() for
  1699. * each endpoint it grouped into one call to xhci_alloc_streams().
  1700. */
  1701. ep_index = xhci_get_endpoint_index(&eps[0]->desc);
  1702. command = vdev->eps[ep_index].stream_info->free_streams_command;
  1703. for (i = 0; i < num_eps; i++) {
  1704. struct xhci_ep_ctx *ep_ctx;
  1705. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1706. ep_ctx = xhci_get_ep_ctx(xhci, command->in_ctx, ep_index);
  1707. xhci->devs[udev->slot_id]->eps[ep_index].ep_state |=
  1708. EP_GETTING_NO_STREAMS;
  1709. xhci_endpoint_copy(xhci, command->in_ctx,
  1710. vdev->out_ctx, ep_index);
  1711. xhci_setup_no_streams_ep_input_ctx(xhci, ep_ctx,
  1712. &vdev->eps[ep_index]);
  1713. }
  1714. xhci_setup_input_ctx_for_config_ep(xhci, command->in_ctx,
  1715. vdev->out_ctx, changed_ep_bitmask, changed_ep_bitmask);
  1716. spin_unlock_irqrestore(&xhci->lock, flags);
  1717. /* Issue and wait for the configure endpoint command,
  1718. * which must succeed.
  1719. */
  1720. ret = xhci_configure_endpoint(xhci, udev, command,
  1721. false, true);
  1722. /* xHC rejected the configure endpoint command for some reason, so we
  1723. * leave the streams rings intact.
  1724. */
  1725. if (ret < 0)
  1726. return ret;
  1727. spin_lock_irqsave(&xhci->lock, flags);
  1728. for (i = 0; i < num_eps; i++) {
  1729. ep_index = xhci_get_endpoint_index(&eps[i]->desc);
  1730. xhci_free_stream_info(xhci, vdev->eps[ep_index].stream_info);
  1731. vdev->eps[ep_index].stream_info = NULL;
  1732. /* FIXME Unset maxPstreams in endpoint context and
  1733. * update deq ptr to point to normal string ring.
  1734. */
  1735. vdev->eps[ep_index].ep_state &= ~EP_GETTING_NO_STREAMS;
  1736. vdev->eps[ep_index].ep_state &= ~EP_HAS_STREAMS;
  1737. }
  1738. spin_unlock_irqrestore(&xhci->lock, flags);
  1739. return 0;
  1740. }
  1741. /*
  1742. * This submits a Reset Device Command, which will set the device state to 0,
  1743. * set the device address to 0, and disable all the endpoints except the default
  1744. * control endpoint. The USB core should come back and call
  1745. * xhci_address_device(), and then re-set up the configuration. If this is
  1746. * called because of a usb_reset_and_verify_device(), then the old alternate
  1747. * settings will be re-installed through the normal bandwidth allocation
  1748. * functions.
  1749. *
  1750. * Wait for the Reset Device command to finish. Remove all structures
  1751. * associated with the endpoints that were disabled. Clear the input device
  1752. * structure? Cache the rings? Reset the control endpoint 0 max packet size?
  1753. */
  1754. int xhci_reset_device(struct usb_hcd *hcd, struct usb_device *udev)
  1755. {
  1756. int ret, i;
  1757. unsigned long flags;
  1758. struct xhci_hcd *xhci;
  1759. unsigned int slot_id;
  1760. struct xhci_virt_device *virt_dev;
  1761. struct xhci_command *reset_device_cmd;
  1762. int timeleft;
  1763. int last_freed_endpoint;
  1764. ret = xhci_check_args(hcd, udev, NULL, 0, __func__);
  1765. if (ret <= 0)
  1766. return ret;
  1767. xhci = hcd_to_xhci(hcd);
  1768. slot_id = udev->slot_id;
  1769. virt_dev = xhci->devs[slot_id];
  1770. if (!virt_dev) {
  1771. xhci_dbg(xhci, "%s called with invalid slot ID %u\n",
  1772. __func__, slot_id);
  1773. return -EINVAL;
  1774. }
  1775. xhci_dbg(xhci, "Resetting device with slot ID %u\n", slot_id);
  1776. /* Allocate the command structure that holds the struct completion.
  1777. * Assume we're in process context, since the normal device reset
  1778. * process has to wait for the device anyway. Storage devices are
  1779. * reset as part of error handling, so use GFP_NOIO instead of
  1780. * GFP_KERNEL.
  1781. */
  1782. reset_device_cmd = xhci_alloc_command(xhci, false, true, GFP_NOIO);
  1783. if (!reset_device_cmd) {
  1784. xhci_dbg(xhci, "Couldn't allocate command structure.\n");
  1785. return -ENOMEM;
  1786. }
  1787. /* Attempt to submit the Reset Device command to the command ring */
  1788. spin_lock_irqsave(&xhci->lock, flags);
  1789. reset_device_cmd->command_trb = xhci->cmd_ring->enqueue;
  1790. list_add_tail(&reset_device_cmd->cmd_list, &virt_dev->cmd_list);
  1791. ret = xhci_queue_reset_device(xhci, slot_id);
  1792. if (ret) {
  1793. xhci_dbg(xhci, "FIXME: allocate a command ring segment\n");
  1794. list_del(&reset_device_cmd->cmd_list);
  1795. spin_unlock_irqrestore(&xhci->lock, flags);
  1796. goto command_cleanup;
  1797. }
  1798. xhci_ring_cmd_db(xhci);
  1799. spin_unlock_irqrestore(&xhci->lock, flags);
  1800. /* Wait for the Reset Device command to finish */
  1801. timeleft = wait_for_completion_interruptible_timeout(
  1802. reset_device_cmd->completion,
  1803. USB_CTRL_SET_TIMEOUT);
  1804. if (timeleft <= 0) {
  1805. xhci_warn(xhci, "%s while waiting for reset device command\n",
  1806. timeleft == 0 ? "Timeout" : "Signal");
  1807. spin_lock_irqsave(&xhci->lock, flags);
  1808. /* The timeout might have raced with the event ring handler, so
  1809. * only delete from the list if the item isn't poisoned.
  1810. */
  1811. if (reset_device_cmd->cmd_list.next != LIST_POISON1)
  1812. list_del(&reset_device_cmd->cmd_list);
  1813. spin_unlock_irqrestore(&xhci->lock, flags);
  1814. ret = -ETIME;
  1815. goto command_cleanup;
  1816. }
  1817. /* The Reset Device command can't fail, according to the 0.95/0.96 spec,
  1818. * unless we tried to reset a slot ID that wasn't enabled,
  1819. * or the device wasn't in the addressed or configured state.
  1820. */
  1821. ret = reset_device_cmd->status;
  1822. switch (ret) {
  1823. case COMP_EBADSLT: /* 0.95 completion code for bad slot ID */
  1824. case COMP_CTX_STATE: /* 0.96 completion code for same thing */
  1825. xhci_info(xhci, "Can't reset device (slot ID %u) in %s state\n",
  1826. slot_id,
  1827. xhci_get_slot_state(xhci, virt_dev->out_ctx));
  1828. xhci_info(xhci, "Not freeing device rings.\n");
  1829. /* Don't treat this as an error. May change my mind later. */
  1830. ret = 0;
  1831. goto command_cleanup;
  1832. case COMP_SUCCESS:
  1833. xhci_dbg(xhci, "Successful reset device command.\n");
  1834. break;
  1835. default:
  1836. if (xhci_is_vendor_info_code(xhci, ret))
  1837. break;
  1838. xhci_warn(xhci, "Unknown completion code %u for "
  1839. "reset device command.\n", ret);
  1840. ret = -EINVAL;
  1841. goto command_cleanup;
  1842. }
  1843. /* Everything but endpoint 0 is disabled, so free or cache the rings. */
  1844. last_freed_endpoint = 1;
  1845. for (i = 1; i < 31; ++i) {
  1846. if (!virt_dev->eps[i].ring)
  1847. continue;
  1848. xhci_free_or_cache_endpoint_ring(xhci, virt_dev, i);
  1849. last_freed_endpoint = i;
  1850. }
  1851. xhci_dbg(xhci, "Output context after successful reset device cmd:\n");
  1852. xhci_dbg_ctx(xhci, virt_dev->out_ctx, last_freed_endpoint);
  1853. ret = 0;
  1854. command_cleanup:
  1855. xhci_free_command(xhci, reset_device_cmd);
  1856. return ret;
  1857. }
  1858. /*
  1859. * At this point, the struct usb_device is about to go away, the device has
  1860. * disconnected, and all traffic has been stopped and the endpoints have been
  1861. * disabled. Free any HC data structures associated with that device.
  1862. */
  1863. void xhci_free_dev(struct usb_hcd *hcd, struct usb_device *udev)
  1864. {
  1865. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  1866. struct xhci_virt_device *virt_dev;
  1867. unsigned long flags;
  1868. u32 state;
  1869. int i;
  1870. if (udev->slot_id == 0)
  1871. return;
  1872. virt_dev = xhci->devs[udev->slot_id];
  1873. if (!virt_dev)
  1874. return;
  1875. /* Stop any wayward timer functions (which may grab the lock) */
  1876. for (i = 0; i < 31; ++i) {
  1877. virt_dev->eps[i].ep_state &= ~EP_HALT_PENDING;
  1878. del_timer_sync(&virt_dev->eps[i].stop_cmd_timer);
  1879. }
  1880. spin_lock_irqsave(&xhci->lock, flags);
  1881. /* Don't disable the slot if the host controller is dead. */
  1882. state = xhci_readl(xhci, &xhci->op_regs->status);
  1883. if (state == 0xffffffff || (xhci->xhc_state & XHCI_STATE_DYING)) {
  1884. xhci_free_virt_device(xhci, udev->slot_id);
  1885. spin_unlock_irqrestore(&xhci->lock, flags);
  1886. return;
  1887. }
  1888. if (xhci_queue_slot_control(xhci, TRB_DISABLE_SLOT, udev->slot_id)) {
  1889. spin_unlock_irqrestore(&xhci->lock, flags);
  1890. xhci_dbg(xhci, "FIXME: allocate a command ring segment\n");
  1891. return;
  1892. }
  1893. xhci_ring_cmd_db(xhci);
  1894. spin_unlock_irqrestore(&xhci->lock, flags);
  1895. /*
  1896. * Event command completion handler will free any data structures
  1897. * associated with the slot. XXX Can free sleep?
  1898. */
  1899. }
  1900. /*
  1901. * Returns 0 if the xHC ran out of device slots, the Enable Slot command
  1902. * timed out, or allocating memory failed. Returns 1 on success.
  1903. */
  1904. int xhci_alloc_dev(struct usb_hcd *hcd, struct usb_device *udev)
  1905. {
  1906. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  1907. unsigned long flags;
  1908. int timeleft;
  1909. int ret;
  1910. spin_lock_irqsave(&xhci->lock, flags);
  1911. ret = xhci_queue_slot_control(xhci, TRB_ENABLE_SLOT, 0);
  1912. if (ret) {
  1913. spin_unlock_irqrestore(&xhci->lock, flags);
  1914. xhci_dbg(xhci, "FIXME: allocate a command ring segment\n");
  1915. return 0;
  1916. }
  1917. xhci_ring_cmd_db(xhci);
  1918. spin_unlock_irqrestore(&xhci->lock, flags);
  1919. /* XXX: how much time for xHC slot assignment? */
  1920. timeleft = wait_for_completion_interruptible_timeout(&xhci->addr_dev,
  1921. USB_CTRL_SET_TIMEOUT);
  1922. if (timeleft <= 0) {
  1923. xhci_warn(xhci, "%s while waiting for a slot\n",
  1924. timeleft == 0 ? "Timeout" : "Signal");
  1925. /* FIXME cancel the enable slot request */
  1926. return 0;
  1927. }
  1928. if (!xhci->slot_id) {
  1929. xhci_err(xhci, "Error while assigning device slot ID\n");
  1930. return 0;
  1931. }
  1932. /* xhci_alloc_virt_device() does not touch rings; no need to lock */
  1933. if (!xhci_alloc_virt_device(xhci, xhci->slot_id, udev, GFP_KERNEL)) {
  1934. /* Disable slot, if we can do it without mem alloc */
  1935. xhci_warn(xhci, "Could not allocate xHCI USB device data structures\n");
  1936. spin_lock_irqsave(&xhci->lock, flags);
  1937. if (!xhci_queue_slot_control(xhci, TRB_DISABLE_SLOT, udev->slot_id))
  1938. xhci_ring_cmd_db(xhci);
  1939. spin_unlock_irqrestore(&xhci->lock, flags);
  1940. return 0;
  1941. }
  1942. udev->slot_id = xhci->slot_id;
  1943. /* Is this a LS or FS device under a HS hub? */
  1944. /* Hub or peripherial? */
  1945. return 1;
  1946. }
  1947. /*
  1948. * Issue an Address Device command (which will issue a SetAddress request to
  1949. * the device).
  1950. * We should be protected by the usb_address0_mutex in khubd's hub_port_init, so
  1951. * we should only issue and wait on one address command at the same time.
  1952. *
  1953. * We add one to the device address issued by the hardware because the USB core
  1954. * uses address 1 for the root hubs (even though they're not really devices).
  1955. */
  1956. int xhci_address_device(struct usb_hcd *hcd, struct usb_device *udev)
  1957. {
  1958. unsigned long flags;
  1959. int timeleft;
  1960. struct xhci_virt_device *virt_dev;
  1961. int ret = 0;
  1962. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  1963. struct xhci_slot_ctx *slot_ctx;
  1964. struct xhci_input_control_ctx *ctrl_ctx;
  1965. u64 temp_64;
  1966. if (!udev->slot_id) {
  1967. xhci_dbg(xhci, "Bad Slot ID %d\n", udev->slot_id);
  1968. return -EINVAL;
  1969. }
  1970. virt_dev = xhci->devs[udev->slot_id];
  1971. /* If this is a Set Address to an unconfigured device, setup ep 0 */
  1972. if (!udev->config)
  1973. xhci_setup_addressable_virt_dev(xhci, udev);
  1974. else
  1975. xhci_copy_ep0_dequeue_into_input_ctx(xhci, udev);
  1976. /* Otherwise, assume the core has the device configured how it wants */
  1977. xhci_dbg(xhci, "Slot ID %d Input Context:\n", udev->slot_id);
  1978. xhci_dbg_ctx(xhci, virt_dev->in_ctx, 2);
  1979. spin_lock_irqsave(&xhci->lock, flags);
  1980. ret = xhci_queue_address_device(xhci, virt_dev->in_ctx->dma,
  1981. udev->slot_id);
  1982. if (ret) {
  1983. spin_unlock_irqrestore(&xhci->lock, flags);
  1984. xhci_dbg(xhci, "FIXME: allocate a command ring segment\n");
  1985. return ret;
  1986. }
  1987. xhci_ring_cmd_db(xhci);
  1988. spin_unlock_irqrestore(&xhci->lock, flags);
  1989. /* ctrl tx can take up to 5 sec; XXX: need more time for xHC? */
  1990. timeleft = wait_for_completion_interruptible_timeout(&xhci->addr_dev,
  1991. USB_CTRL_SET_TIMEOUT);
  1992. /* FIXME: From section 4.3.4: "Software shall be responsible for timing
  1993. * the SetAddress() "recovery interval" required by USB and aborting the
  1994. * command on a timeout.
  1995. */
  1996. if (timeleft <= 0) {
  1997. xhci_warn(xhci, "%s while waiting for a slot\n",
  1998. timeleft == 0 ? "Timeout" : "Signal");
  1999. /* FIXME cancel the address device command */
  2000. return -ETIME;
  2001. }
  2002. switch (virt_dev->cmd_status) {
  2003. case COMP_CTX_STATE:
  2004. case COMP_EBADSLT:
  2005. xhci_err(xhci, "Setup ERROR: address device command for slot %d.\n",
  2006. udev->slot_id);
  2007. ret = -EINVAL;
  2008. break;
  2009. case COMP_TX_ERR:
  2010. dev_warn(&udev->dev, "Device not responding to set address.\n");
  2011. ret = -EPROTO;
  2012. break;
  2013. case COMP_SUCCESS:
  2014. xhci_dbg(xhci, "Successful Address Device command\n");
  2015. break;
  2016. default:
  2017. xhci_err(xhci, "ERROR: unexpected command completion "
  2018. "code 0x%x.\n", virt_dev->cmd_status);
  2019. xhci_dbg(xhci, "Slot ID %d Output Context:\n", udev->slot_id);
  2020. xhci_dbg_ctx(xhci, virt_dev->out_ctx, 2);
  2021. ret = -EINVAL;
  2022. break;
  2023. }
  2024. if (ret) {
  2025. return ret;
  2026. }
  2027. temp_64 = xhci_read_64(xhci, &xhci->op_regs->dcbaa_ptr);
  2028. xhci_dbg(xhci, "Op regs DCBAA ptr = %#016llx\n", temp_64);
  2029. xhci_dbg(xhci, "Slot ID %d dcbaa entry @%p = %#016llx\n",
  2030. udev->slot_id,
  2031. &xhci->dcbaa->dev_context_ptrs[udev->slot_id],
  2032. (unsigned long long)
  2033. xhci->dcbaa->dev_context_ptrs[udev->slot_id]);
  2034. xhci_dbg(xhci, "Output Context DMA address = %#08llx\n",
  2035. (unsigned long long)virt_dev->out_ctx->dma);
  2036. xhci_dbg(xhci, "Slot ID %d Input Context:\n", udev->slot_id);
  2037. xhci_dbg_ctx(xhci, virt_dev->in_ctx, 2);
  2038. xhci_dbg(xhci, "Slot ID %d Output Context:\n", udev->slot_id);
  2039. xhci_dbg_ctx(xhci, virt_dev->out_ctx, 2);
  2040. /*
  2041. * USB core uses address 1 for the roothubs, so we add one to the
  2042. * address given back to us by the HC.
  2043. */
  2044. slot_ctx = xhci_get_slot_ctx(xhci, virt_dev->out_ctx);
  2045. udev->devnum = (slot_ctx->dev_state & DEV_ADDR_MASK) + 1;
  2046. /* Zero the input context control for later use */
  2047. ctrl_ctx = xhci_get_input_control_ctx(xhci, virt_dev->in_ctx);
  2048. ctrl_ctx->add_flags = 0;
  2049. ctrl_ctx->drop_flags = 0;
  2050. xhci_dbg(xhci, "Device address = %d\n", udev->devnum);
  2051. /* XXX Meh, not sure if anyone else but choose_address uses this. */
  2052. set_bit(udev->devnum, udev->bus->devmap.devicemap);
  2053. return 0;
  2054. }
  2055. /* Once a hub descriptor is fetched for a device, we need to update the xHC's
  2056. * internal data structures for the device.
  2057. */
  2058. int xhci_update_hub_device(struct usb_hcd *hcd, struct usb_device *hdev,
  2059. struct usb_tt *tt, gfp_t mem_flags)
  2060. {
  2061. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  2062. struct xhci_virt_device *vdev;
  2063. struct xhci_command *config_cmd;
  2064. struct xhci_input_control_ctx *ctrl_ctx;
  2065. struct xhci_slot_ctx *slot_ctx;
  2066. unsigned long flags;
  2067. unsigned think_time;
  2068. int ret;
  2069. /* Ignore root hubs */
  2070. if (!hdev->parent)
  2071. return 0;
  2072. vdev = xhci->devs[hdev->slot_id];
  2073. if (!vdev) {
  2074. xhci_warn(xhci, "Cannot update hub desc for unknown device.\n");
  2075. return -EINVAL;
  2076. }
  2077. config_cmd = xhci_alloc_command(xhci, true, true, mem_flags);
  2078. if (!config_cmd) {
  2079. xhci_dbg(xhci, "Could not allocate xHCI command structure.\n");
  2080. return -ENOMEM;
  2081. }
  2082. spin_lock_irqsave(&xhci->lock, flags);
  2083. xhci_slot_copy(xhci, config_cmd->in_ctx, vdev->out_ctx);
  2084. ctrl_ctx = xhci_get_input_control_ctx(xhci, config_cmd->in_ctx);
  2085. ctrl_ctx->add_flags |= SLOT_FLAG;
  2086. slot_ctx = xhci_get_slot_ctx(xhci, config_cmd->in_ctx);
  2087. slot_ctx->dev_info |= DEV_HUB;
  2088. if (tt->multi)
  2089. slot_ctx->dev_info |= DEV_MTT;
  2090. if (xhci->hci_version > 0x95) {
  2091. xhci_dbg(xhci, "xHCI version %x needs hub "
  2092. "TT think time and number of ports\n",
  2093. (unsigned int) xhci->hci_version);
  2094. slot_ctx->dev_info2 |= XHCI_MAX_PORTS(hdev->maxchild);
  2095. /* Set TT think time - convert from ns to FS bit times.
  2096. * 0 = 8 FS bit times, 1 = 16 FS bit times,
  2097. * 2 = 24 FS bit times, 3 = 32 FS bit times.
  2098. */
  2099. think_time = tt->think_time;
  2100. if (think_time != 0)
  2101. think_time = (think_time / 666) - 1;
  2102. slot_ctx->tt_info |= TT_THINK_TIME(think_time);
  2103. } else {
  2104. xhci_dbg(xhci, "xHCI version %x doesn't need hub "
  2105. "TT think time or number of ports\n",
  2106. (unsigned int) xhci->hci_version);
  2107. }
  2108. slot_ctx->dev_state = 0;
  2109. spin_unlock_irqrestore(&xhci->lock, flags);
  2110. xhci_dbg(xhci, "Set up %s for hub device.\n",
  2111. (xhci->hci_version > 0x95) ?
  2112. "configure endpoint" : "evaluate context");
  2113. xhci_dbg(xhci, "Slot %u Input Context:\n", hdev->slot_id);
  2114. xhci_dbg_ctx(xhci, config_cmd->in_ctx, 0);
  2115. /* Issue and wait for the configure endpoint or
  2116. * evaluate context command.
  2117. */
  2118. if (xhci->hci_version > 0x95)
  2119. ret = xhci_configure_endpoint(xhci, hdev, config_cmd,
  2120. false, false);
  2121. else
  2122. ret = xhci_configure_endpoint(xhci, hdev, config_cmd,
  2123. true, false);
  2124. xhci_dbg(xhci, "Slot %u Output Context:\n", hdev->slot_id);
  2125. xhci_dbg_ctx(xhci, vdev->out_ctx, 0);
  2126. xhci_free_command(xhci, config_cmd);
  2127. return ret;
  2128. }
  2129. int xhci_get_frame(struct usb_hcd *hcd)
  2130. {
  2131. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  2132. /* EHCI mods by the periodic size. Why? */
  2133. return xhci_readl(xhci, &xhci->run_regs->microframe_index) >> 3;
  2134. }
  2135. MODULE_DESCRIPTION(DRIVER_DESC);
  2136. MODULE_AUTHOR(DRIVER_AUTHOR);
  2137. MODULE_LICENSE("GPL");
  2138. static int __init xhci_hcd_init(void)
  2139. {
  2140. #ifdef CONFIG_PCI
  2141. int retval = 0;
  2142. retval = xhci_register_pci();
  2143. if (retval < 0) {
  2144. printk(KERN_DEBUG "Problem registering PCI driver.");
  2145. return retval;
  2146. }
  2147. #endif
  2148. /*
  2149. * Check the compiler generated sizes of structures that must be laid
  2150. * out in specific ways for hardware access.
  2151. */
  2152. BUILD_BUG_ON(sizeof(struct xhci_doorbell_array) != 256*32/8);
  2153. BUILD_BUG_ON(sizeof(struct xhci_slot_ctx) != 8*32/8);
  2154. BUILD_BUG_ON(sizeof(struct xhci_ep_ctx) != 8*32/8);
  2155. /* xhci_device_control has eight fields, and also
  2156. * embeds one xhci_slot_ctx and 31 xhci_ep_ctx
  2157. */
  2158. BUILD_BUG_ON(sizeof(struct xhci_stream_ctx) != 4*32/8);
  2159. BUILD_BUG_ON(sizeof(union xhci_trb) != 4*32/8);
  2160. BUILD_BUG_ON(sizeof(struct xhci_erst_entry) != 4*32/8);
  2161. BUILD_BUG_ON(sizeof(struct xhci_cap_regs) != 7*32/8);
  2162. BUILD_BUG_ON(sizeof(struct xhci_intr_reg) != 8*32/8);
  2163. /* xhci_run_regs has eight fields and embeds 128 xhci_intr_regs */
  2164. BUILD_BUG_ON(sizeof(struct xhci_run_regs) != (8+8*128)*32/8);
  2165. BUILD_BUG_ON(sizeof(struct xhci_doorbell_array) != 256*32/8);
  2166. return 0;
  2167. }
  2168. module_init(xhci_hcd_init);
  2169. static void __exit xhci_hcd_cleanup(void)
  2170. {
  2171. #ifdef CONFIG_PCI
  2172. xhci_unregister_pci();
  2173. #endif
  2174. }
  2175. module_exit(xhci_hcd_cleanup);