nv50_gpio.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * Copyright 2010 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include "drmP.h"
  25. #include "nouveau_drv.h"
  26. #include "nouveau_hw.h"
  27. static int
  28. nv50_gpio_location(struct dcb_gpio_entry *gpio, uint32_t *reg, uint32_t *shift)
  29. {
  30. const uint32_t nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 };
  31. if (gpio->line >= 32)
  32. return -EINVAL;
  33. *reg = nv50_gpio_reg[gpio->line >> 3];
  34. *shift = (gpio->line & 7) << 2;
  35. return 0;
  36. }
  37. int
  38. nv50_gpio_get(struct drm_device *dev, enum dcb_gpio_tag tag)
  39. {
  40. struct dcb_gpio_entry *gpio;
  41. uint32_t r, s, v;
  42. gpio = nouveau_bios_gpio_entry(dev, tag);
  43. if (!gpio)
  44. return -ENOENT;
  45. if (nv50_gpio_location(gpio, &r, &s))
  46. return -EINVAL;
  47. v = nv_rd32(dev, r) >> (s + 2);
  48. return ((v & 1) == (gpio->state[1] & 1));
  49. }
  50. int
  51. nv50_gpio_set(struct drm_device *dev, enum dcb_gpio_tag tag, int state)
  52. {
  53. struct dcb_gpio_entry *gpio;
  54. uint32_t r, s, v;
  55. gpio = nouveau_bios_gpio_entry(dev, tag);
  56. if (!gpio)
  57. return -ENOENT;
  58. if (nv50_gpio_location(gpio, &r, &s))
  59. return -EINVAL;
  60. v = nv_rd32(dev, r) & ~(0x3 << s);
  61. v |= (gpio->state[state] ^ 2) << s;
  62. nv_wr32(dev, r, v);
  63. return 0;
  64. }
  65. void
  66. nv50_gpio_irq_enable(struct drm_device *dev, enum dcb_gpio_tag tag, bool on)
  67. {
  68. struct dcb_gpio_entry *gpio;
  69. u32 reg, mask;
  70. gpio = nouveau_bios_gpio_entry(dev, tag);
  71. if (!gpio) {
  72. NV_ERROR(dev, "gpio tag 0x%02x not found\n", tag);
  73. return;
  74. }
  75. reg = gpio->line < 16 ? 0xe050 : 0xe070;
  76. mask = 0x00010001 << (gpio->line & 0xf);
  77. nv_wr32(dev, reg + 4, mask);
  78. nv_mask(dev, reg + 0, mask, on ? mask : 0);
  79. }
  80. int
  81. nv50_gpio_init(struct drm_device *dev)
  82. {
  83. struct drm_nouveau_private *dev_priv = dev->dev_private;
  84. /* disable, and ack any pending gpio interrupts */
  85. nv_wr32(dev, 0xe050, 0x00000000);
  86. nv_wr32(dev, 0xe054, 0xffffffff);
  87. if (dev_priv->chipset >= 0x90) {
  88. nv_wr32(dev, 0xe070, 0x00000000);
  89. nv_wr32(dev, 0xe074, 0xffffffff);
  90. }
  91. return 0;
  92. }