nv30_fb.c 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /*
  2. * Copyright (C) 2010 Francisco Jerez.
  3. * All Rights Reserved.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining
  6. * a copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sublicense, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the
  14. * next paragraph) shall be included in all copies or substantial
  15. * portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  18. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  19. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
  20. * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
  21. * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
  22. * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
  23. * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  24. *
  25. */
  26. #include "drmP.h"
  27. #include "drm.h"
  28. #include "nouveau_drv.h"
  29. #include "nouveau_drm.h"
  30. static int
  31. calc_bias(struct drm_device *dev, int k, int i, int j)
  32. {
  33. struct drm_nouveau_private *dev_priv = dev->dev_private;
  34. int b = (dev_priv->chipset > 0x30 ?
  35. nv_rd32(dev, 0x122c + 0x10 * k + 0x4 * j) >> (4 * (i ^ 1)) :
  36. 0) & 0xf;
  37. return 2 * (b & 0x8 ? b - 0x10 : b);
  38. }
  39. static int
  40. calc_ref(struct drm_device *dev, int l, int k, int i)
  41. {
  42. int j, x = 0;
  43. for (j = 0; j < 4; j++) {
  44. int m = (l >> (8 * i) & 0xff) + calc_bias(dev, k, i, j);
  45. x |= (0x80 | clamp(m, 0, 0x1f)) << (8 * j);
  46. }
  47. return x;
  48. }
  49. int
  50. nv30_fb_init(struct drm_device *dev)
  51. {
  52. struct drm_nouveau_private *dev_priv = dev->dev_private;
  53. struct nouveau_fb_engine *pfb = &dev_priv->engine.fb;
  54. int i, j;
  55. pfb->num_tiles = NV10_PFB_TILE__SIZE;
  56. /* Turn all the tiling regions off. */
  57. for (i = 0; i < pfb->num_tiles; i++)
  58. pfb->set_region_tiling(dev, i, 0, 0, 0);
  59. /* Init the memory timing regs at 0x10037c/0x1003ac */
  60. if (dev_priv->chipset == 0x30 ||
  61. dev_priv->chipset == 0x31 ||
  62. dev_priv->chipset == 0x35) {
  63. /* Related to ROP count */
  64. int n = (dev_priv->chipset == 0x31 ? 2 : 4);
  65. int l = nv_rd32(dev, 0x1003d0);
  66. for (i = 0; i < n; i++) {
  67. for (j = 0; j < 3; j++)
  68. nv_wr32(dev, 0x10037c + 0xc * i + 0x4 * j,
  69. calc_ref(dev, l, 0, j));
  70. for (j = 0; j < 2; j++)
  71. nv_wr32(dev, 0x1003ac + 0x8 * i + 0x4 * j,
  72. calc_ref(dev, l, 1, j));
  73. }
  74. }
  75. return 0;
  76. }
  77. void
  78. nv30_fb_takedown(struct drm_device *dev)
  79. {
  80. }