i810_dma.c 33 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291
  1. /* i810_dma.c -- DMA support for the i810 -*- linux-c -*-
  2. * Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
  3. *
  4. * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
  5. * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
  6. * All Rights Reserved.
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a
  9. * copy of this software and associated documentation files (the "Software"),
  10. * to deal in the Software without restriction, including without limitation
  11. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  12. * and/or sell copies of the Software, and to permit persons to whom the
  13. * Software is furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice and this permission notice (including the next
  16. * paragraph) shall be included in all copies or substantial portions of the
  17. * Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
  23. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  24. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  25. * DEALINGS IN THE SOFTWARE.
  26. *
  27. * Authors: Rickard E. (Rik) Faith <faith@valinux.com>
  28. * Jeff Hartmann <jhartmann@valinux.com>
  29. * Keith Whitwell <keith@tungstengraphics.com>
  30. *
  31. */
  32. #include "drmP.h"
  33. #include "drm.h"
  34. #include "i810_drm.h"
  35. #include "i810_drv.h"
  36. #include <linux/interrupt.h> /* For task queue support */
  37. #include <linux/delay.h>
  38. #include <linux/slab.h>
  39. #include <linux/smp_lock.h>
  40. #include <linux/pagemap.h>
  41. #define I810_BUF_FREE 2
  42. #define I810_BUF_CLIENT 1
  43. #define I810_BUF_HARDWARE 0
  44. #define I810_BUF_UNMAPPED 0
  45. #define I810_BUF_MAPPED 1
  46. static struct drm_buf *i810_freelist_get(struct drm_device * dev)
  47. {
  48. struct drm_device_dma *dma = dev->dma;
  49. int i;
  50. int used;
  51. /* Linear search might not be the best solution */
  52. for (i = 0; i < dma->buf_count; i++) {
  53. struct drm_buf *buf = dma->buflist[i];
  54. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  55. /* In use is already a pointer */
  56. used = cmpxchg(buf_priv->in_use, I810_BUF_FREE,
  57. I810_BUF_CLIENT);
  58. if (used == I810_BUF_FREE)
  59. return buf;
  60. }
  61. return NULL;
  62. }
  63. /* This should only be called if the buffer is not sent to the hardware
  64. * yet, the hardware updates in use for us once its on the ring buffer.
  65. */
  66. static int i810_freelist_put(struct drm_device *dev, struct drm_buf *buf)
  67. {
  68. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  69. int used;
  70. /* In use is already a pointer */
  71. used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_FREE);
  72. if (used != I810_BUF_CLIENT) {
  73. DRM_ERROR("Freeing buffer thats not in use : %d\n", buf->idx);
  74. return -EINVAL;
  75. }
  76. return 0;
  77. }
  78. static int i810_mmap_buffers(struct file *filp, struct vm_area_struct *vma)
  79. {
  80. struct drm_file *priv = filp->private_data;
  81. struct drm_device *dev;
  82. drm_i810_private_t *dev_priv;
  83. struct drm_buf *buf;
  84. drm_i810_buf_priv_t *buf_priv;
  85. lock_kernel();
  86. dev = priv->minor->dev;
  87. dev_priv = dev->dev_private;
  88. buf = dev_priv->mmap_buffer;
  89. buf_priv = buf->dev_private;
  90. vma->vm_flags |= (VM_IO | VM_DONTCOPY);
  91. vma->vm_file = filp;
  92. buf_priv->currently_mapped = I810_BUF_MAPPED;
  93. unlock_kernel();
  94. if (io_remap_pfn_range(vma, vma->vm_start,
  95. vma->vm_pgoff,
  96. vma->vm_end - vma->vm_start, vma->vm_page_prot))
  97. return -EAGAIN;
  98. return 0;
  99. }
  100. static const struct file_operations i810_buffer_fops = {
  101. .open = drm_open,
  102. .release = drm_release,
  103. .unlocked_ioctl = drm_ioctl,
  104. .mmap = i810_mmap_buffers,
  105. .fasync = drm_fasync,
  106. };
  107. static int i810_map_buffer(struct drm_buf *buf, struct drm_file *file_priv)
  108. {
  109. struct drm_device *dev = file_priv->minor->dev;
  110. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  111. drm_i810_private_t *dev_priv = dev->dev_private;
  112. const struct file_operations *old_fops;
  113. int retcode = 0;
  114. if (buf_priv->currently_mapped == I810_BUF_MAPPED)
  115. return -EINVAL;
  116. down_write(&current->mm->mmap_sem);
  117. old_fops = file_priv->filp->f_op;
  118. file_priv->filp->f_op = &i810_buffer_fops;
  119. dev_priv->mmap_buffer = buf;
  120. buf_priv->virtual = (void *)do_mmap(file_priv->filp, 0, buf->total,
  121. PROT_READ | PROT_WRITE,
  122. MAP_SHARED, buf->bus_address);
  123. dev_priv->mmap_buffer = NULL;
  124. file_priv->filp->f_op = old_fops;
  125. if (IS_ERR(buf_priv->virtual)) {
  126. /* Real error */
  127. DRM_ERROR("mmap error\n");
  128. retcode = PTR_ERR(buf_priv->virtual);
  129. buf_priv->virtual = NULL;
  130. }
  131. up_write(&current->mm->mmap_sem);
  132. return retcode;
  133. }
  134. static int i810_unmap_buffer(struct drm_buf *buf)
  135. {
  136. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  137. int retcode = 0;
  138. if (buf_priv->currently_mapped != I810_BUF_MAPPED)
  139. return -EINVAL;
  140. down_write(&current->mm->mmap_sem);
  141. retcode = do_munmap(current->mm,
  142. (unsigned long)buf_priv->virtual,
  143. (size_t) buf->total);
  144. up_write(&current->mm->mmap_sem);
  145. buf_priv->currently_mapped = I810_BUF_UNMAPPED;
  146. buf_priv->virtual = NULL;
  147. return retcode;
  148. }
  149. static int i810_dma_get_buffer(struct drm_device *dev, drm_i810_dma_t *d,
  150. struct drm_file *file_priv)
  151. {
  152. struct drm_buf *buf;
  153. drm_i810_buf_priv_t *buf_priv;
  154. int retcode = 0;
  155. buf = i810_freelist_get(dev);
  156. if (!buf) {
  157. retcode = -ENOMEM;
  158. DRM_DEBUG("retcode=%d\n", retcode);
  159. return retcode;
  160. }
  161. retcode = i810_map_buffer(buf, file_priv);
  162. if (retcode) {
  163. i810_freelist_put(dev, buf);
  164. DRM_ERROR("mapbuf failed, retcode %d\n", retcode);
  165. return retcode;
  166. }
  167. buf->file_priv = file_priv;
  168. buf_priv = buf->dev_private;
  169. d->granted = 1;
  170. d->request_idx = buf->idx;
  171. d->request_size = buf->total;
  172. d->virtual = buf_priv->virtual;
  173. return retcode;
  174. }
  175. static int i810_dma_cleanup(struct drm_device *dev)
  176. {
  177. struct drm_device_dma *dma = dev->dma;
  178. /* Make sure interrupts are disabled here because the uninstall ioctl
  179. * may not have been called from userspace and after dev_private
  180. * is freed, it's too late.
  181. */
  182. if (drm_core_check_feature(dev, DRIVER_HAVE_IRQ) && dev->irq_enabled)
  183. drm_irq_uninstall(dev);
  184. if (dev->dev_private) {
  185. int i;
  186. drm_i810_private_t *dev_priv =
  187. (drm_i810_private_t *) dev->dev_private;
  188. if (dev_priv->ring.virtual_start)
  189. drm_core_ioremapfree(&dev_priv->ring.map, dev);
  190. if (dev_priv->hw_status_page) {
  191. pci_free_consistent(dev->pdev, PAGE_SIZE,
  192. dev_priv->hw_status_page,
  193. dev_priv->dma_status_page);
  194. /* Need to rewrite hardware status page */
  195. I810_WRITE(0x02080, 0x1ffff000);
  196. }
  197. kfree(dev->dev_private);
  198. dev->dev_private = NULL;
  199. for (i = 0; i < dma->buf_count; i++) {
  200. struct drm_buf *buf = dma->buflist[i];
  201. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  202. if (buf_priv->kernel_virtual && buf->total)
  203. drm_core_ioremapfree(&buf_priv->map, dev);
  204. }
  205. }
  206. return 0;
  207. }
  208. static int i810_wait_ring(struct drm_device *dev, int n)
  209. {
  210. drm_i810_private_t *dev_priv = dev->dev_private;
  211. drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
  212. int iters = 0;
  213. unsigned long end;
  214. unsigned int last_head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  215. end = jiffies + (HZ * 3);
  216. while (ring->space < n) {
  217. ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  218. ring->space = ring->head - (ring->tail + 8);
  219. if (ring->space < 0)
  220. ring->space += ring->Size;
  221. if (ring->head != last_head) {
  222. end = jiffies + (HZ * 3);
  223. last_head = ring->head;
  224. }
  225. iters++;
  226. if (time_before(end, jiffies)) {
  227. DRM_ERROR("space: %d wanted %d\n", ring->space, n);
  228. DRM_ERROR("lockup\n");
  229. goto out_wait_ring;
  230. }
  231. udelay(1);
  232. }
  233. out_wait_ring:
  234. return iters;
  235. }
  236. static void i810_kernel_lost_context(struct drm_device *dev)
  237. {
  238. drm_i810_private_t *dev_priv = dev->dev_private;
  239. drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
  240. ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  241. ring->tail = I810_READ(LP_RING + RING_TAIL);
  242. ring->space = ring->head - (ring->tail + 8);
  243. if (ring->space < 0)
  244. ring->space += ring->Size;
  245. }
  246. static int i810_freelist_init(struct drm_device *dev, drm_i810_private_t *dev_priv)
  247. {
  248. struct drm_device_dma *dma = dev->dma;
  249. int my_idx = 24;
  250. u32 *hw_status = (u32 *) (dev_priv->hw_status_page + my_idx);
  251. int i;
  252. if (dma->buf_count > 1019) {
  253. /* Not enough space in the status page for the freelist */
  254. return -EINVAL;
  255. }
  256. for (i = 0; i < dma->buf_count; i++) {
  257. struct drm_buf *buf = dma->buflist[i];
  258. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  259. buf_priv->in_use = hw_status++;
  260. buf_priv->my_use_idx = my_idx;
  261. my_idx += 4;
  262. *buf_priv->in_use = I810_BUF_FREE;
  263. buf_priv->map.offset = buf->bus_address;
  264. buf_priv->map.size = buf->total;
  265. buf_priv->map.type = _DRM_AGP;
  266. buf_priv->map.flags = 0;
  267. buf_priv->map.mtrr = 0;
  268. drm_core_ioremap(&buf_priv->map, dev);
  269. buf_priv->kernel_virtual = buf_priv->map.handle;
  270. }
  271. return 0;
  272. }
  273. static int i810_dma_initialize(struct drm_device *dev,
  274. drm_i810_private_t *dev_priv,
  275. drm_i810_init_t *init)
  276. {
  277. struct drm_map_list *r_list;
  278. memset(dev_priv, 0, sizeof(drm_i810_private_t));
  279. list_for_each_entry(r_list, &dev->maplist, head) {
  280. if (r_list->map &&
  281. r_list->map->type == _DRM_SHM &&
  282. r_list->map->flags & _DRM_CONTAINS_LOCK) {
  283. dev_priv->sarea_map = r_list->map;
  284. break;
  285. }
  286. }
  287. if (!dev_priv->sarea_map) {
  288. dev->dev_private = (void *)dev_priv;
  289. i810_dma_cleanup(dev);
  290. DRM_ERROR("can not find sarea!\n");
  291. return -EINVAL;
  292. }
  293. dev_priv->mmio_map = drm_core_findmap(dev, init->mmio_offset);
  294. if (!dev_priv->mmio_map) {
  295. dev->dev_private = (void *)dev_priv;
  296. i810_dma_cleanup(dev);
  297. DRM_ERROR("can not find mmio map!\n");
  298. return -EINVAL;
  299. }
  300. dev->agp_buffer_token = init->buffers_offset;
  301. dev->agp_buffer_map = drm_core_findmap(dev, init->buffers_offset);
  302. if (!dev->agp_buffer_map) {
  303. dev->dev_private = (void *)dev_priv;
  304. i810_dma_cleanup(dev);
  305. DRM_ERROR("can not find dma buffer map!\n");
  306. return -EINVAL;
  307. }
  308. dev_priv->sarea_priv = (drm_i810_sarea_t *)
  309. ((u8 *) dev_priv->sarea_map->handle + init->sarea_priv_offset);
  310. dev_priv->ring.Start = init->ring_start;
  311. dev_priv->ring.End = init->ring_end;
  312. dev_priv->ring.Size = init->ring_size;
  313. dev_priv->ring.map.offset = dev->agp->base + init->ring_start;
  314. dev_priv->ring.map.size = init->ring_size;
  315. dev_priv->ring.map.type = _DRM_AGP;
  316. dev_priv->ring.map.flags = 0;
  317. dev_priv->ring.map.mtrr = 0;
  318. drm_core_ioremap(&dev_priv->ring.map, dev);
  319. if (dev_priv->ring.map.handle == NULL) {
  320. dev->dev_private = (void *)dev_priv;
  321. i810_dma_cleanup(dev);
  322. DRM_ERROR("can not ioremap virtual address for"
  323. " ring buffer\n");
  324. return -ENOMEM;
  325. }
  326. dev_priv->ring.virtual_start = dev_priv->ring.map.handle;
  327. dev_priv->ring.tail_mask = dev_priv->ring.Size - 1;
  328. dev_priv->w = init->w;
  329. dev_priv->h = init->h;
  330. dev_priv->pitch = init->pitch;
  331. dev_priv->back_offset = init->back_offset;
  332. dev_priv->depth_offset = init->depth_offset;
  333. dev_priv->front_offset = init->front_offset;
  334. dev_priv->overlay_offset = init->overlay_offset;
  335. dev_priv->overlay_physical = init->overlay_physical;
  336. dev_priv->front_di1 = init->front_offset | init->pitch_bits;
  337. dev_priv->back_di1 = init->back_offset | init->pitch_bits;
  338. dev_priv->zi1 = init->depth_offset | init->pitch_bits;
  339. /* Program Hardware Status Page */
  340. dev_priv->hw_status_page =
  341. pci_alloc_consistent(dev->pdev, PAGE_SIZE,
  342. &dev_priv->dma_status_page);
  343. if (!dev_priv->hw_status_page) {
  344. dev->dev_private = (void *)dev_priv;
  345. i810_dma_cleanup(dev);
  346. DRM_ERROR("Can not allocate hardware status page\n");
  347. return -ENOMEM;
  348. }
  349. memset(dev_priv->hw_status_page, 0, PAGE_SIZE);
  350. DRM_DEBUG("hw status page @ %p\n", dev_priv->hw_status_page);
  351. I810_WRITE(0x02080, dev_priv->dma_status_page);
  352. DRM_DEBUG("Enabled hardware status page\n");
  353. /* Now we need to init our freelist */
  354. if (i810_freelist_init(dev, dev_priv) != 0) {
  355. dev->dev_private = (void *)dev_priv;
  356. i810_dma_cleanup(dev);
  357. DRM_ERROR("Not enough space in the status page for"
  358. " the freelist\n");
  359. return -ENOMEM;
  360. }
  361. dev->dev_private = (void *)dev_priv;
  362. return 0;
  363. }
  364. static int i810_dma_init(struct drm_device *dev, void *data,
  365. struct drm_file *file_priv)
  366. {
  367. drm_i810_private_t *dev_priv;
  368. drm_i810_init_t *init = data;
  369. int retcode = 0;
  370. switch (init->func) {
  371. case I810_INIT_DMA_1_4:
  372. DRM_INFO("Using v1.4 init.\n");
  373. dev_priv = kmalloc(sizeof(drm_i810_private_t), GFP_KERNEL);
  374. if (dev_priv == NULL)
  375. return -ENOMEM;
  376. retcode = i810_dma_initialize(dev, dev_priv, init);
  377. break;
  378. case I810_CLEANUP_DMA:
  379. DRM_INFO("DMA Cleanup\n");
  380. retcode = i810_dma_cleanup(dev);
  381. break;
  382. default:
  383. return -EINVAL;
  384. }
  385. return retcode;
  386. }
  387. /* Most efficient way to verify state for the i810 is as it is
  388. * emitted. Non-conformant state is silently dropped.
  389. *
  390. * Use 'volatile' & local var tmp to force the emitted values to be
  391. * identical to the verified ones.
  392. */
  393. static void i810EmitContextVerified(struct drm_device *dev,
  394. volatile unsigned int *code)
  395. {
  396. drm_i810_private_t *dev_priv = dev->dev_private;
  397. int i, j = 0;
  398. unsigned int tmp;
  399. RING_LOCALS;
  400. BEGIN_LP_RING(I810_CTX_SETUP_SIZE);
  401. OUT_RING(GFX_OP_COLOR_FACTOR);
  402. OUT_RING(code[I810_CTXREG_CF1]);
  403. OUT_RING(GFX_OP_STIPPLE);
  404. OUT_RING(code[I810_CTXREG_ST1]);
  405. for (i = 4; i < I810_CTX_SETUP_SIZE; i++) {
  406. tmp = code[i];
  407. if ((tmp & (7 << 29)) == (3 << 29) &&
  408. (tmp & (0x1f << 24)) < (0x1d << 24)) {
  409. OUT_RING(tmp);
  410. j++;
  411. } else
  412. printk("constext state dropped!!!\n");
  413. }
  414. if (j & 1)
  415. OUT_RING(0);
  416. ADVANCE_LP_RING();
  417. }
  418. static void i810EmitTexVerified(struct drm_device *dev, volatile unsigned int *code)
  419. {
  420. drm_i810_private_t *dev_priv = dev->dev_private;
  421. int i, j = 0;
  422. unsigned int tmp;
  423. RING_LOCALS;
  424. BEGIN_LP_RING(I810_TEX_SETUP_SIZE);
  425. OUT_RING(GFX_OP_MAP_INFO);
  426. OUT_RING(code[I810_TEXREG_MI1]);
  427. OUT_RING(code[I810_TEXREG_MI2]);
  428. OUT_RING(code[I810_TEXREG_MI3]);
  429. for (i = 4; i < I810_TEX_SETUP_SIZE; i++) {
  430. tmp = code[i];
  431. if ((tmp & (7 << 29)) == (3 << 29) &&
  432. (tmp & (0x1f << 24)) < (0x1d << 24)) {
  433. OUT_RING(tmp);
  434. j++;
  435. } else
  436. printk("texture state dropped!!!\n");
  437. }
  438. if (j & 1)
  439. OUT_RING(0);
  440. ADVANCE_LP_RING();
  441. }
  442. /* Need to do some additional checking when setting the dest buffer.
  443. */
  444. static void i810EmitDestVerified(struct drm_device *dev,
  445. volatile unsigned int *code)
  446. {
  447. drm_i810_private_t *dev_priv = dev->dev_private;
  448. unsigned int tmp;
  449. RING_LOCALS;
  450. BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
  451. tmp = code[I810_DESTREG_DI1];
  452. if (tmp == dev_priv->front_di1 || tmp == dev_priv->back_di1) {
  453. OUT_RING(CMD_OP_DESTBUFFER_INFO);
  454. OUT_RING(tmp);
  455. } else
  456. DRM_DEBUG("bad di1 %x (allow %x or %x)\n",
  457. tmp, dev_priv->front_di1, dev_priv->back_di1);
  458. /* invarient:
  459. */
  460. OUT_RING(CMD_OP_Z_BUFFER_INFO);
  461. OUT_RING(dev_priv->zi1);
  462. OUT_RING(GFX_OP_DESTBUFFER_VARS);
  463. OUT_RING(code[I810_DESTREG_DV1]);
  464. OUT_RING(GFX_OP_DRAWRECT_INFO);
  465. OUT_RING(code[I810_DESTREG_DR1]);
  466. OUT_RING(code[I810_DESTREG_DR2]);
  467. OUT_RING(code[I810_DESTREG_DR3]);
  468. OUT_RING(code[I810_DESTREG_DR4]);
  469. OUT_RING(0);
  470. ADVANCE_LP_RING();
  471. }
  472. static void i810EmitState(struct drm_device *dev)
  473. {
  474. drm_i810_private_t *dev_priv = dev->dev_private;
  475. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  476. unsigned int dirty = sarea_priv->dirty;
  477. DRM_DEBUG("%x\n", dirty);
  478. if (dirty & I810_UPLOAD_BUFFERS) {
  479. i810EmitDestVerified(dev, sarea_priv->BufferState);
  480. sarea_priv->dirty &= ~I810_UPLOAD_BUFFERS;
  481. }
  482. if (dirty & I810_UPLOAD_CTX) {
  483. i810EmitContextVerified(dev, sarea_priv->ContextState);
  484. sarea_priv->dirty &= ~I810_UPLOAD_CTX;
  485. }
  486. if (dirty & I810_UPLOAD_TEX0) {
  487. i810EmitTexVerified(dev, sarea_priv->TexState[0]);
  488. sarea_priv->dirty &= ~I810_UPLOAD_TEX0;
  489. }
  490. if (dirty & I810_UPLOAD_TEX1) {
  491. i810EmitTexVerified(dev, sarea_priv->TexState[1]);
  492. sarea_priv->dirty &= ~I810_UPLOAD_TEX1;
  493. }
  494. }
  495. /* need to verify
  496. */
  497. static void i810_dma_dispatch_clear(struct drm_device *dev, int flags,
  498. unsigned int clear_color,
  499. unsigned int clear_zval)
  500. {
  501. drm_i810_private_t *dev_priv = dev->dev_private;
  502. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  503. int nbox = sarea_priv->nbox;
  504. struct drm_clip_rect *pbox = sarea_priv->boxes;
  505. int pitch = dev_priv->pitch;
  506. int cpp = 2;
  507. int i;
  508. RING_LOCALS;
  509. if (dev_priv->current_page == 1) {
  510. unsigned int tmp = flags;
  511. flags &= ~(I810_FRONT | I810_BACK);
  512. if (tmp & I810_FRONT)
  513. flags |= I810_BACK;
  514. if (tmp & I810_BACK)
  515. flags |= I810_FRONT;
  516. }
  517. i810_kernel_lost_context(dev);
  518. if (nbox > I810_NR_SAREA_CLIPRECTS)
  519. nbox = I810_NR_SAREA_CLIPRECTS;
  520. for (i = 0; i < nbox; i++, pbox++) {
  521. unsigned int x = pbox->x1;
  522. unsigned int y = pbox->y1;
  523. unsigned int width = (pbox->x2 - x) * cpp;
  524. unsigned int height = pbox->y2 - y;
  525. unsigned int start = y * pitch + x * cpp;
  526. if (pbox->x1 > pbox->x2 ||
  527. pbox->y1 > pbox->y2 ||
  528. pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
  529. continue;
  530. if (flags & I810_FRONT) {
  531. BEGIN_LP_RING(6);
  532. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  533. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  534. OUT_RING((height << 16) | width);
  535. OUT_RING(start);
  536. OUT_RING(clear_color);
  537. OUT_RING(0);
  538. ADVANCE_LP_RING();
  539. }
  540. if (flags & I810_BACK) {
  541. BEGIN_LP_RING(6);
  542. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  543. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  544. OUT_RING((height << 16) | width);
  545. OUT_RING(dev_priv->back_offset + start);
  546. OUT_RING(clear_color);
  547. OUT_RING(0);
  548. ADVANCE_LP_RING();
  549. }
  550. if (flags & I810_DEPTH) {
  551. BEGIN_LP_RING(6);
  552. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  553. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  554. OUT_RING((height << 16) | width);
  555. OUT_RING(dev_priv->depth_offset + start);
  556. OUT_RING(clear_zval);
  557. OUT_RING(0);
  558. ADVANCE_LP_RING();
  559. }
  560. }
  561. }
  562. static void i810_dma_dispatch_swap(struct drm_device *dev)
  563. {
  564. drm_i810_private_t *dev_priv = dev->dev_private;
  565. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  566. int nbox = sarea_priv->nbox;
  567. struct drm_clip_rect *pbox = sarea_priv->boxes;
  568. int pitch = dev_priv->pitch;
  569. int cpp = 2;
  570. int i;
  571. RING_LOCALS;
  572. DRM_DEBUG("swapbuffers\n");
  573. i810_kernel_lost_context(dev);
  574. if (nbox > I810_NR_SAREA_CLIPRECTS)
  575. nbox = I810_NR_SAREA_CLIPRECTS;
  576. for (i = 0; i < nbox; i++, pbox++) {
  577. unsigned int w = pbox->x2 - pbox->x1;
  578. unsigned int h = pbox->y2 - pbox->y1;
  579. unsigned int dst = pbox->x1 * cpp + pbox->y1 * pitch;
  580. unsigned int start = dst;
  581. if (pbox->x1 > pbox->x2 ||
  582. pbox->y1 > pbox->y2 ||
  583. pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
  584. continue;
  585. BEGIN_LP_RING(6);
  586. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_SRC_COPY_BLT | 0x4);
  587. OUT_RING(pitch | (0xCC << 16));
  588. OUT_RING((h << 16) | (w * cpp));
  589. if (dev_priv->current_page == 0)
  590. OUT_RING(dev_priv->front_offset + start);
  591. else
  592. OUT_RING(dev_priv->back_offset + start);
  593. OUT_RING(pitch);
  594. if (dev_priv->current_page == 0)
  595. OUT_RING(dev_priv->back_offset + start);
  596. else
  597. OUT_RING(dev_priv->front_offset + start);
  598. ADVANCE_LP_RING();
  599. }
  600. }
  601. static void i810_dma_dispatch_vertex(struct drm_device *dev,
  602. struct drm_buf *buf, int discard, int used)
  603. {
  604. drm_i810_private_t *dev_priv = dev->dev_private;
  605. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  606. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  607. struct drm_clip_rect *box = sarea_priv->boxes;
  608. int nbox = sarea_priv->nbox;
  609. unsigned long address = (unsigned long)buf->bus_address;
  610. unsigned long start = address - dev->agp->base;
  611. int i = 0;
  612. RING_LOCALS;
  613. i810_kernel_lost_context(dev);
  614. if (nbox > I810_NR_SAREA_CLIPRECTS)
  615. nbox = I810_NR_SAREA_CLIPRECTS;
  616. if (used > 4 * 1024)
  617. used = 0;
  618. if (sarea_priv->dirty)
  619. i810EmitState(dev);
  620. if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
  621. unsigned int prim = (sarea_priv->vertex_prim & PR_MASK);
  622. *(u32 *) buf_priv->kernel_virtual =
  623. ((GFX_OP_PRIMITIVE | prim | ((used / 4) - 2)));
  624. if (used & 4) {
  625. *(u32 *) ((char *) buf_priv->kernel_virtual + used) = 0;
  626. used += 4;
  627. }
  628. i810_unmap_buffer(buf);
  629. }
  630. if (used) {
  631. do {
  632. if (i < nbox) {
  633. BEGIN_LP_RING(4);
  634. OUT_RING(GFX_OP_SCISSOR | SC_UPDATE_SCISSOR |
  635. SC_ENABLE);
  636. OUT_RING(GFX_OP_SCISSOR_INFO);
  637. OUT_RING(box[i].x1 | (box[i].y1 << 16));
  638. OUT_RING((box[i].x2 -
  639. 1) | ((box[i].y2 - 1) << 16));
  640. ADVANCE_LP_RING();
  641. }
  642. BEGIN_LP_RING(4);
  643. OUT_RING(CMD_OP_BATCH_BUFFER);
  644. OUT_RING(start | BB1_PROTECTED);
  645. OUT_RING(start + used - 4);
  646. OUT_RING(0);
  647. ADVANCE_LP_RING();
  648. } while (++i < nbox);
  649. }
  650. if (discard) {
  651. dev_priv->counter++;
  652. (void)cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
  653. I810_BUF_HARDWARE);
  654. BEGIN_LP_RING(8);
  655. OUT_RING(CMD_STORE_DWORD_IDX);
  656. OUT_RING(20);
  657. OUT_RING(dev_priv->counter);
  658. OUT_RING(CMD_STORE_DWORD_IDX);
  659. OUT_RING(buf_priv->my_use_idx);
  660. OUT_RING(I810_BUF_FREE);
  661. OUT_RING(CMD_REPORT_HEAD);
  662. OUT_RING(0);
  663. ADVANCE_LP_RING();
  664. }
  665. }
  666. static void i810_dma_dispatch_flip(struct drm_device *dev)
  667. {
  668. drm_i810_private_t *dev_priv = dev->dev_private;
  669. int pitch = dev_priv->pitch;
  670. RING_LOCALS;
  671. DRM_DEBUG("page=%d pfCurrentPage=%d\n",
  672. dev_priv->current_page,
  673. dev_priv->sarea_priv->pf_current_page);
  674. i810_kernel_lost_context(dev);
  675. BEGIN_LP_RING(2);
  676. OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
  677. OUT_RING(0);
  678. ADVANCE_LP_RING();
  679. BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
  680. /* On i815 at least ASYNC is buggy */
  681. /* pitch<<5 is from 11.2.8 p158,
  682. its the pitch / 8 then left shifted 8,
  683. so (pitch >> 3) << 8 */
  684. OUT_RING(CMD_OP_FRONTBUFFER_INFO | (pitch << 5) /*| ASYNC_FLIP */ );
  685. if (dev_priv->current_page == 0) {
  686. OUT_RING(dev_priv->back_offset);
  687. dev_priv->current_page = 1;
  688. } else {
  689. OUT_RING(dev_priv->front_offset);
  690. dev_priv->current_page = 0;
  691. }
  692. OUT_RING(0);
  693. ADVANCE_LP_RING();
  694. BEGIN_LP_RING(2);
  695. OUT_RING(CMD_OP_WAIT_FOR_EVENT | WAIT_FOR_PLANE_A_FLIP);
  696. OUT_RING(0);
  697. ADVANCE_LP_RING();
  698. /* Increment the frame counter. The client-side 3D driver must
  699. * throttle the framerate by waiting for this value before
  700. * performing the swapbuffer ioctl.
  701. */
  702. dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
  703. }
  704. static void i810_dma_quiescent(struct drm_device *dev)
  705. {
  706. drm_i810_private_t *dev_priv = dev->dev_private;
  707. RING_LOCALS;
  708. i810_kernel_lost_context(dev);
  709. BEGIN_LP_RING(4);
  710. OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
  711. OUT_RING(CMD_REPORT_HEAD);
  712. OUT_RING(0);
  713. OUT_RING(0);
  714. ADVANCE_LP_RING();
  715. i810_wait_ring(dev, dev_priv->ring.Size - 8);
  716. }
  717. static int i810_flush_queue(struct drm_device *dev)
  718. {
  719. drm_i810_private_t *dev_priv = dev->dev_private;
  720. struct drm_device_dma *dma = dev->dma;
  721. int i, ret = 0;
  722. RING_LOCALS;
  723. i810_kernel_lost_context(dev);
  724. BEGIN_LP_RING(2);
  725. OUT_RING(CMD_REPORT_HEAD);
  726. OUT_RING(0);
  727. ADVANCE_LP_RING();
  728. i810_wait_ring(dev, dev_priv->ring.Size - 8);
  729. for (i = 0; i < dma->buf_count; i++) {
  730. struct drm_buf *buf = dma->buflist[i];
  731. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  732. int used = cmpxchg(buf_priv->in_use, I810_BUF_HARDWARE,
  733. I810_BUF_FREE);
  734. if (used == I810_BUF_HARDWARE)
  735. DRM_DEBUG("reclaimed from HARDWARE\n");
  736. if (used == I810_BUF_CLIENT)
  737. DRM_DEBUG("still on client\n");
  738. }
  739. return ret;
  740. }
  741. /* Must be called with the lock held */
  742. static void i810_reclaim_buffers(struct drm_device *dev,
  743. struct drm_file *file_priv)
  744. {
  745. struct drm_device_dma *dma = dev->dma;
  746. int i;
  747. if (!dma)
  748. return;
  749. if (!dev->dev_private)
  750. return;
  751. if (!dma->buflist)
  752. return;
  753. i810_flush_queue(dev);
  754. for (i = 0; i < dma->buf_count; i++) {
  755. struct drm_buf *buf = dma->buflist[i];
  756. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  757. if (buf->file_priv == file_priv && buf_priv) {
  758. int used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
  759. I810_BUF_FREE);
  760. if (used == I810_BUF_CLIENT)
  761. DRM_DEBUG("reclaimed from client\n");
  762. if (buf_priv->currently_mapped == I810_BUF_MAPPED)
  763. buf_priv->currently_mapped = I810_BUF_UNMAPPED;
  764. }
  765. }
  766. }
  767. static int i810_flush_ioctl(struct drm_device *dev, void *data,
  768. struct drm_file *file_priv)
  769. {
  770. LOCK_TEST_WITH_RETURN(dev, file_priv);
  771. i810_flush_queue(dev);
  772. return 0;
  773. }
  774. static int i810_dma_vertex(struct drm_device *dev, void *data,
  775. struct drm_file *file_priv)
  776. {
  777. struct drm_device_dma *dma = dev->dma;
  778. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  779. u32 *hw_status = dev_priv->hw_status_page;
  780. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  781. dev_priv->sarea_priv;
  782. drm_i810_vertex_t *vertex = data;
  783. LOCK_TEST_WITH_RETURN(dev, file_priv);
  784. DRM_DEBUG("idx %d used %d discard %d\n",
  785. vertex->idx, vertex->used, vertex->discard);
  786. if (vertex->idx < 0 || vertex->idx > dma->buf_count)
  787. return -EINVAL;
  788. i810_dma_dispatch_vertex(dev,
  789. dma->buflist[vertex->idx],
  790. vertex->discard, vertex->used);
  791. atomic_add(vertex->used, &dev->counts[_DRM_STAT_SECONDARY]);
  792. atomic_inc(&dev->counts[_DRM_STAT_DMA]);
  793. sarea_priv->last_enqueue = dev_priv->counter - 1;
  794. sarea_priv->last_dispatch = (int)hw_status[5];
  795. return 0;
  796. }
  797. static int i810_clear_bufs(struct drm_device *dev, void *data,
  798. struct drm_file *file_priv)
  799. {
  800. drm_i810_clear_t *clear = data;
  801. LOCK_TEST_WITH_RETURN(dev, file_priv);
  802. /* GH: Someone's doing nasty things... */
  803. if (!dev->dev_private)
  804. return -EINVAL;
  805. i810_dma_dispatch_clear(dev, clear->flags,
  806. clear->clear_color, clear->clear_depth);
  807. return 0;
  808. }
  809. static int i810_swap_bufs(struct drm_device *dev, void *data,
  810. struct drm_file *file_priv)
  811. {
  812. DRM_DEBUG("\n");
  813. LOCK_TEST_WITH_RETURN(dev, file_priv);
  814. i810_dma_dispatch_swap(dev);
  815. return 0;
  816. }
  817. static int i810_getage(struct drm_device *dev, void *data,
  818. struct drm_file *file_priv)
  819. {
  820. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  821. u32 *hw_status = dev_priv->hw_status_page;
  822. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  823. dev_priv->sarea_priv;
  824. sarea_priv->last_dispatch = (int)hw_status[5];
  825. return 0;
  826. }
  827. static int i810_getbuf(struct drm_device *dev, void *data,
  828. struct drm_file *file_priv)
  829. {
  830. int retcode = 0;
  831. drm_i810_dma_t *d = data;
  832. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  833. u32 *hw_status = dev_priv->hw_status_page;
  834. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  835. dev_priv->sarea_priv;
  836. LOCK_TEST_WITH_RETURN(dev, file_priv);
  837. d->granted = 0;
  838. retcode = i810_dma_get_buffer(dev, d, file_priv);
  839. DRM_DEBUG("i810_dma: %d returning %d, granted = %d\n",
  840. task_pid_nr(current), retcode, d->granted);
  841. sarea_priv->last_dispatch = (int)hw_status[5];
  842. return retcode;
  843. }
  844. static int i810_copybuf(struct drm_device *dev, void *data,
  845. struct drm_file *file_priv)
  846. {
  847. /* Never copy - 2.4.x doesn't need it */
  848. return 0;
  849. }
  850. static int i810_docopy(struct drm_device *dev, void *data,
  851. struct drm_file *file_priv)
  852. {
  853. /* Never copy - 2.4.x doesn't need it */
  854. return 0;
  855. }
  856. static void i810_dma_dispatch_mc(struct drm_device *dev, struct drm_buf *buf, int used,
  857. unsigned int last_render)
  858. {
  859. drm_i810_private_t *dev_priv = dev->dev_private;
  860. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  861. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  862. unsigned long address = (unsigned long)buf->bus_address;
  863. unsigned long start = address - dev->agp->base;
  864. int u;
  865. RING_LOCALS;
  866. i810_kernel_lost_context(dev);
  867. u = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_HARDWARE);
  868. if (u != I810_BUF_CLIENT)
  869. DRM_DEBUG("MC found buffer that isn't mine!\n");
  870. if (used > 4 * 1024)
  871. used = 0;
  872. sarea_priv->dirty = 0x7f;
  873. DRM_DEBUG("addr 0x%lx, used 0x%x\n", address, used);
  874. dev_priv->counter++;
  875. DRM_DEBUG("dispatch counter : %ld\n", dev_priv->counter);
  876. DRM_DEBUG("start : %lx\n", start);
  877. DRM_DEBUG("used : %d\n", used);
  878. DRM_DEBUG("start + used - 4 : %ld\n", start + used - 4);
  879. if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
  880. if (used & 4) {
  881. *(u32 *) ((char *) buf_priv->virtual + used) = 0;
  882. used += 4;
  883. }
  884. i810_unmap_buffer(buf);
  885. }
  886. BEGIN_LP_RING(4);
  887. OUT_RING(CMD_OP_BATCH_BUFFER);
  888. OUT_RING(start | BB1_PROTECTED);
  889. OUT_RING(start + used - 4);
  890. OUT_RING(0);
  891. ADVANCE_LP_RING();
  892. BEGIN_LP_RING(8);
  893. OUT_RING(CMD_STORE_DWORD_IDX);
  894. OUT_RING(buf_priv->my_use_idx);
  895. OUT_RING(I810_BUF_FREE);
  896. OUT_RING(0);
  897. OUT_RING(CMD_STORE_DWORD_IDX);
  898. OUT_RING(16);
  899. OUT_RING(last_render);
  900. OUT_RING(0);
  901. ADVANCE_LP_RING();
  902. }
  903. static int i810_dma_mc(struct drm_device *dev, void *data,
  904. struct drm_file *file_priv)
  905. {
  906. struct drm_device_dma *dma = dev->dma;
  907. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  908. u32 *hw_status = dev_priv->hw_status_page;
  909. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  910. dev_priv->sarea_priv;
  911. drm_i810_mc_t *mc = data;
  912. LOCK_TEST_WITH_RETURN(dev, file_priv);
  913. if (mc->idx >= dma->buf_count || mc->idx < 0)
  914. return -EINVAL;
  915. i810_dma_dispatch_mc(dev, dma->buflist[mc->idx], mc->used,
  916. mc->last_render);
  917. atomic_add(mc->used, &dev->counts[_DRM_STAT_SECONDARY]);
  918. atomic_inc(&dev->counts[_DRM_STAT_DMA]);
  919. sarea_priv->last_enqueue = dev_priv->counter - 1;
  920. sarea_priv->last_dispatch = (int)hw_status[5];
  921. return 0;
  922. }
  923. static int i810_rstatus(struct drm_device *dev, void *data,
  924. struct drm_file *file_priv)
  925. {
  926. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  927. return (int)(((u32 *) (dev_priv->hw_status_page))[4]);
  928. }
  929. static int i810_ov0_info(struct drm_device *dev, void *data,
  930. struct drm_file *file_priv)
  931. {
  932. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  933. drm_i810_overlay_t *ov = data;
  934. ov->offset = dev_priv->overlay_offset;
  935. ov->physical = dev_priv->overlay_physical;
  936. return 0;
  937. }
  938. static int i810_fstatus(struct drm_device *dev, void *data,
  939. struct drm_file *file_priv)
  940. {
  941. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  942. LOCK_TEST_WITH_RETURN(dev, file_priv);
  943. return I810_READ(0x30008);
  944. }
  945. static int i810_ov0_flip(struct drm_device *dev, void *data,
  946. struct drm_file *file_priv)
  947. {
  948. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  949. LOCK_TEST_WITH_RETURN(dev, file_priv);
  950. /* Tell the overlay to update */
  951. I810_WRITE(0x30000, dev_priv->overlay_physical | 0x80000000);
  952. return 0;
  953. }
  954. /* Not sure why this isn't set all the time:
  955. */
  956. static void i810_do_init_pageflip(struct drm_device *dev)
  957. {
  958. drm_i810_private_t *dev_priv = dev->dev_private;
  959. DRM_DEBUG("\n");
  960. dev_priv->page_flipping = 1;
  961. dev_priv->current_page = 0;
  962. dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
  963. }
  964. static int i810_do_cleanup_pageflip(struct drm_device *dev)
  965. {
  966. drm_i810_private_t *dev_priv = dev->dev_private;
  967. DRM_DEBUG("\n");
  968. if (dev_priv->current_page != 0)
  969. i810_dma_dispatch_flip(dev);
  970. dev_priv->page_flipping = 0;
  971. return 0;
  972. }
  973. static int i810_flip_bufs(struct drm_device *dev, void *data,
  974. struct drm_file *file_priv)
  975. {
  976. drm_i810_private_t *dev_priv = dev->dev_private;
  977. DRM_DEBUG("\n");
  978. LOCK_TEST_WITH_RETURN(dev, file_priv);
  979. if (!dev_priv->page_flipping)
  980. i810_do_init_pageflip(dev);
  981. i810_dma_dispatch_flip(dev);
  982. return 0;
  983. }
  984. int i810_driver_load(struct drm_device *dev, unsigned long flags)
  985. {
  986. /* i810 has 4 more counters */
  987. dev->counters += 4;
  988. dev->types[6] = _DRM_STAT_IRQ;
  989. dev->types[7] = _DRM_STAT_PRIMARY;
  990. dev->types[8] = _DRM_STAT_SECONDARY;
  991. dev->types[9] = _DRM_STAT_DMA;
  992. return 0;
  993. }
  994. void i810_driver_lastclose(struct drm_device *dev)
  995. {
  996. i810_dma_cleanup(dev);
  997. }
  998. void i810_driver_preclose(struct drm_device *dev, struct drm_file *file_priv)
  999. {
  1000. if (dev->dev_private) {
  1001. drm_i810_private_t *dev_priv = dev->dev_private;
  1002. if (dev_priv->page_flipping)
  1003. i810_do_cleanup_pageflip(dev);
  1004. }
  1005. }
  1006. void i810_driver_reclaim_buffers_locked(struct drm_device *dev,
  1007. struct drm_file *file_priv)
  1008. {
  1009. i810_reclaim_buffers(dev, file_priv);
  1010. }
  1011. int i810_driver_dma_quiescent(struct drm_device *dev)
  1012. {
  1013. i810_dma_quiescent(dev);
  1014. return 0;
  1015. }
  1016. /*
  1017. * call the drm_ioctl under the big kernel lock because
  1018. * to lock against the i810_mmap_buffers function.
  1019. */
  1020. long i810_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
  1021. {
  1022. int ret;
  1023. lock_kernel();
  1024. ret = drm_ioctl(file, cmd, arg);
  1025. unlock_kernel();
  1026. return ret;
  1027. }
  1028. struct drm_ioctl_desc i810_ioctls[] = {
  1029. DRM_IOCTL_DEF_DRV(I810_INIT, i810_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
  1030. DRM_IOCTL_DEF_DRV(I810_VERTEX, i810_dma_vertex, DRM_AUTH|DRM_UNLOCKED),
  1031. DRM_IOCTL_DEF_DRV(I810_CLEAR, i810_clear_bufs, DRM_AUTH|DRM_UNLOCKED),
  1032. DRM_IOCTL_DEF_DRV(I810_FLUSH, i810_flush_ioctl, DRM_AUTH|DRM_UNLOCKED),
  1033. DRM_IOCTL_DEF_DRV(I810_GETAGE, i810_getage, DRM_AUTH|DRM_UNLOCKED),
  1034. DRM_IOCTL_DEF_DRV(I810_GETBUF, i810_getbuf, DRM_AUTH|DRM_UNLOCKED),
  1035. DRM_IOCTL_DEF_DRV(I810_SWAP, i810_swap_bufs, DRM_AUTH|DRM_UNLOCKED),
  1036. DRM_IOCTL_DEF_DRV(I810_COPY, i810_copybuf, DRM_AUTH|DRM_UNLOCKED),
  1037. DRM_IOCTL_DEF_DRV(I810_DOCOPY, i810_docopy, DRM_AUTH|DRM_UNLOCKED),
  1038. DRM_IOCTL_DEF_DRV(I810_OV0INFO, i810_ov0_info, DRM_AUTH|DRM_UNLOCKED),
  1039. DRM_IOCTL_DEF_DRV(I810_FSTATUS, i810_fstatus, DRM_AUTH|DRM_UNLOCKED),
  1040. DRM_IOCTL_DEF_DRV(I810_OV0FLIP, i810_ov0_flip, DRM_AUTH|DRM_UNLOCKED),
  1041. DRM_IOCTL_DEF_DRV(I810_MC, i810_dma_mc, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
  1042. DRM_IOCTL_DEF_DRV(I810_RSTATUS, i810_rstatus, DRM_AUTH|DRM_UNLOCKED),
  1043. DRM_IOCTL_DEF_DRV(I810_FLIP, i810_flip_bufs, DRM_AUTH|DRM_UNLOCKED),
  1044. };
  1045. int i810_max_ioctl = DRM_ARRAY_SIZE(i810_ioctls);
  1046. /**
  1047. * Determine if the device really is AGP or not.
  1048. *
  1049. * All Intel graphics chipsets are treated as AGP, even if they are really
  1050. * PCI-e.
  1051. *
  1052. * \param dev The device to be tested.
  1053. *
  1054. * \returns
  1055. * A value of 1 is always retured to indictate every i810 is AGP.
  1056. */
  1057. int i810_driver_device_is_agp(struct drm_device *dev)
  1058. {
  1059. return 1;
  1060. }