pci_64.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. #ifndef __SPARC64_PCI_H
  2. #define __SPARC64_PCI_H
  3. #ifdef __KERNEL__
  4. #include <linux/dma-mapping.h>
  5. /* Can be used to override the logic in pci_scan_bus for skipping
  6. * already-configured bus numbers - to be used for buggy BIOSes
  7. * or architectures with incomplete PCI setup by the loader.
  8. */
  9. #define pcibios_assign_all_busses() 0
  10. #define PCIBIOS_MIN_IO 0UL
  11. #define PCIBIOS_MIN_MEM 0UL
  12. #define PCI_IRQ_NONE 0xffffffff
  13. static inline void pcibios_set_master(struct pci_dev *dev)
  14. {
  15. /* No special bus mastering setup handling */
  16. }
  17. static inline void pcibios_penalize_isa_irq(int irq, int active)
  18. {
  19. /* We don't do dynamic PCI IRQ allocation */
  20. }
  21. /* The PCI address space does not equal the physical memory
  22. * address space. The networking and block device layers use
  23. * this boolean for bounce buffer decisions.
  24. */
  25. #define PCI_DMA_BUS_IS_PHYS (0)
  26. /* PCI IOMMU mapping bypass support. */
  27. /* PCI 64-bit addressing works for all slots on all controller
  28. * types on sparc64. However, it requires that the device
  29. * can drive enough of the 64 bits.
  30. */
  31. #define PCI64_REQUIRED_MASK (~(dma64_addr_t)0)
  32. #define PCI64_ADDR_BASE 0xfffc000000000000UL
  33. #ifdef CONFIG_PCI
  34. static inline void pci_dma_burst_advice(struct pci_dev *pdev,
  35. enum pci_dma_burst_strategy *strat,
  36. unsigned long *strategy_parameter)
  37. {
  38. unsigned long cacheline_size;
  39. u8 byte;
  40. pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &byte);
  41. if (byte == 0)
  42. cacheline_size = 1024;
  43. else
  44. cacheline_size = (int) byte * 4;
  45. *strat = PCI_DMA_BURST_BOUNDARY;
  46. *strategy_parameter = cacheline_size;
  47. }
  48. #endif
  49. /* Return the index of the PCI controller for device PDEV. */
  50. extern int pci_domain_nr(struct pci_bus *bus);
  51. static inline int pci_proc_domain(struct pci_bus *bus)
  52. {
  53. return 1;
  54. }
  55. /* Platform support for /proc/bus/pci/X/Y mmap()s. */
  56. #define HAVE_PCI_MMAP
  57. #define HAVE_ARCH_PCI_GET_UNMAPPED_AREA
  58. #define get_pci_unmapped_area get_fb_unmapped_area
  59. extern int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
  60. enum pci_mmap_state mmap_state,
  61. int write_combine);
  62. extern void
  63. pcibios_resource_to_bus(struct pci_dev *dev, struct pci_bus_region *region,
  64. struct resource *res);
  65. extern void
  66. pcibios_bus_to_resource(struct pci_dev *dev, struct resource *res,
  67. struct pci_bus_region *region);
  68. static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
  69. {
  70. return PCI_IRQ_NONE;
  71. }
  72. struct device_node;
  73. extern struct device_node *pci_device_to_OF_node(struct pci_dev *pdev);
  74. #define HAVE_ARCH_PCI_RESOURCE_TO_USER
  75. extern void pci_resource_to_user(const struct pci_dev *dev, int bar,
  76. const struct resource *rsrc,
  77. resource_size_t *start, resource_size_t *end);
  78. #endif /* __KERNEL__ */
  79. #endif /* __SPARC64_PCI_H */