softemu8xx.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200
  1. /*
  2. * Software emulation of some PPC instructions for the 8xx core.
  3. *
  4. * Copyright (C) 1998 Dan Malek (dmalek@jlc.net)
  5. *
  6. * Software floating emuation for the MPC8xx processor. I did this mostly
  7. * because it was easier than trying to get the libraries compiled for
  8. * software floating point. The goal is still to get the libraries done,
  9. * but I lost patience and needed some hacks to at least get init and
  10. * shells running. The first problem is the setjmp/longjmp that save
  11. * and restore the floating point registers.
  12. *
  13. * For this emulation, our working registers are found on the register
  14. * save area.
  15. */
  16. #include <linux/errno.h>
  17. #include <linux/sched.h>
  18. #include <linux/kernel.h>
  19. #include <linux/mm.h>
  20. #include <linux/stddef.h>
  21. #include <linux/unistd.h>
  22. #include <linux/ptrace.h>
  23. #include <linux/user.h>
  24. #include <linux/interrupt.h>
  25. #include <asm/pgtable.h>
  26. #include <asm/uaccess.h>
  27. #include <asm/system.h>
  28. #include <asm/io.h>
  29. /* Eventually we may need a look-up table, but this works for now.
  30. */
  31. #define LFS 48
  32. #define LFD 50
  33. #define LFDU 51
  34. #define STFD 54
  35. #define STFDU 55
  36. #define FMR 63
  37. void print_8xx_pte(struct mm_struct *mm, unsigned long addr)
  38. {
  39. pgd_t *pgd;
  40. pmd_t *pmd;
  41. pte_t *pte;
  42. printk(" pte @ 0x%8lx: ", addr);
  43. pgd = pgd_offset(mm, addr & PAGE_MASK);
  44. if (pgd) {
  45. pmd = pmd_offset(pud_offset(pgd, addr & PAGE_MASK),
  46. addr & PAGE_MASK);
  47. if (pmd && pmd_present(*pmd)) {
  48. pte = pte_offset_kernel(pmd, addr & PAGE_MASK);
  49. if (pte) {
  50. printk(" (0x%08lx)->(0x%08lx)->0x%08lx\n",
  51. (long)pgd, (long)pte, (long)pte_val(*pte));
  52. #define pp ((long)pte_val(*pte))
  53. printk(" RPN: %05lx PP: %lx SPS: %lx SH: %lx "
  54. "CI: %lx v: %lx\n",
  55. pp>>12, /* rpn */
  56. (pp>>10)&3, /* pp */
  57. (pp>>3)&1, /* small */
  58. (pp>>2)&1, /* shared */
  59. (pp>>1)&1, /* cache inhibit */
  60. pp&1 /* valid */
  61. );
  62. #undef pp
  63. }
  64. else {
  65. printk("no pte\n");
  66. }
  67. }
  68. else {
  69. printk("no pmd\n");
  70. }
  71. }
  72. else {
  73. printk("no pgd\n");
  74. }
  75. }
  76. int get_8xx_pte(struct mm_struct *mm, unsigned long addr)
  77. {
  78. pgd_t *pgd;
  79. pmd_t *pmd;
  80. pte_t *pte;
  81. int retval = 0;
  82. pgd = pgd_offset(mm, addr & PAGE_MASK);
  83. if (pgd) {
  84. pmd = pmd_offset(pud_offset(pgd, addr & PAGE_MASK),
  85. addr & PAGE_MASK);
  86. if (pmd && pmd_present(*pmd)) {
  87. pte = pte_offset_kernel(pmd, addr & PAGE_MASK);
  88. if (pte) {
  89. retval = (int)pte_val(*pte);
  90. }
  91. }
  92. }
  93. return retval;
  94. }
  95. /*
  96. * We return 0 on success, 1 on unimplemented instruction, and EFAULT
  97. * if a load/store faulted.
  98. */
  99. int Soft_emulate_8xx(struct pt_regs *regs)
  100. {
  101. u32 inst, instword;
  102. u32 flreg, idxreg, disp;
  103. int retval;
  104. s16 sdisp;
  105. u32 *ea, *ip;
  106. retval = 0;
  107. instword = *((u32 *)regs->nip);
  108. inst = instword >> 26;
  109. flreg = (instword >> 21) & 0x1f;
  110. idxreg = (instword >> 16) & 0x1f;
  111. disp = instword & 0xffff;
  112. ea = (u32 *)(regs->gpr[idxreg] + disp);
  113. ip = (u32 *)&current->thread.TS_FPR(flreg);
  114. switch ( inst )
  115. {
  116. case LFD:
  117. /* this is a 16 bit quantity that is sign extended
  118. * so use a signed short here -- Cort
  119. */
  120. sdisp = (instword & 0xffff);
  121. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  122. if (copy_from_user(ip, ea, sizeof(double)))
  123. retval = -EFAULT;
  124. break;
  125. case LFDU:
  126. if (copy_from_user(ip, ea, sizeof(double)))
  127. retval = -EFAULT;
  128. else
  129. regs->gpr[idxreg] = (u32)ea;
  130. break;
  131. case LFS:
  132. sdisp = (instword & 0xffff);
  133. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  134. if (copy_from_user(ip, ea, sizeof(float)))
  135. retval = -EFAULT;
  136. break;
  137. case STFD:
  138. /* this is a 16 bit quantity that is sign extended
  139. * so use a signed short here -- Cort
  140. */
  141. sdisp = (instword & 0xffff);
  142. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  143. if (copy_to_user(ea, ip, sizeof(double)))
  144. retval = -EFAULT;
  145. break;
  146. case STFDU:
  147. if (copy_to_user(ea, ip, sizeof(double)))
  148. retval = -EFAULT;
  149. else
  150. regs->gpr[idxreg] = (u32)ea;
  151. break;
  152. case FMR:
  153. /* assume this is a fp move -- Cort */
  154. memcpy(ip, &current->thread.TS_FPR((instword>>11)&0x1f),
  155. sizeof(double));
  156. break;
  157. default:
  158. retval = 1;
  159. printk("Bad emulation %s/%d\n"
  160. " NIP: %08lx instruction: %08x opcode: %x "
  161. "A: %x B: %x C: %x code: %x rc: %x\n",
  162. current->comm,current->pid,
  163. regs->nip,
  164. instword,inst,
  165. (instword>>16)&0x1f,
  166. (instword>>11)&0x1f,
  167. (instword>>6)&0x1f,
  168. (instword>>1)&0x3ff,
  169. instword&1);
  170. {
  171. int pa;
  172. print_8xx_pte(current->mm,regs->nip);
  173. pa = get_8xx_pte(current->mm,regs->nip) & PAGE_MASK;
  174. pa |= (regs->nip & ~PAGE_MASK);
  175. pa = (unsigned long)__va(pa);
  176. printk("Kernel VA for NIP %x ", pa);
  177. print_8xx_pte(current->mm,pa);
  178. }
  179. }
  180. if (retval == 0)
  181. regs->nip += 4;
  182. return retval;
  183. }