cputable.c 62 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074
  1. /*
  2. * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
  3. *
  4. * Modifications for ppc64:
  5. * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #include <linux/string.h>
  13. #include <linux/sched.h>
  14. #include <linux/threads.h>
  15. #include <linux/init.h>
  16. #include <linux/module.h>
  17. #include <asm/oprofile_impl.h>
  18. #include <asm/cputable.h>
  19. #include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
  20. #include <asm/mmu.h>
  21. struct cpu_spec* cur_cpu_spec = NULL;
  22. EXPORT_SYMBOL(cur_cpu_spec);
  23. /* The platform string corresponding to the real PVR */
  24. const char *powerpc_base_platform;
  25. /* NOTE:
  26. * Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
  27. * the responsibility of the appropriate CPU save/restore functions to
  28. * eventually copy these settings over. Those save/restore aren't yet
  29. * part of the cputable though. That has to be fixed for both ppc32
  30. * and ppc64
  31. */
  32. #ifdef CONFIG_PPC32
  33. extern void __setup_cpu_e200(unsigned long offset, struct cpu_spec* spec);
  34. extern void __setup_cpu_e500v1(unsigned long offset, struct cpu_spec* spec);
  35. extern void __setup_cpu_e500v2(unsigned long offset, struct cpu_spec* spec);
  36. extern void __setup_cpu_e500mc(unsigned long offset, struct cpu_spec* spec);
  37. extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
  38. extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
  39. extern void __setup_cpu_440gx(unsigned long offset, struct cpu_spec* spec);
  40. extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
  41. extern void __setup_cpu_440spe(unsigned long offset, struct cpu_spec* spec);
  42. extern void __setup_cpu_440x5(unsigned long offset, struct cpu_spec* spec);
  43. extern void __setup_cpu_460ex(unsigned long offset, struct cpu_spec* spec);
  44. extern void __setup_cpu_460gt(unsigned long offset, struct cpu_spec* spec);
  45. extern void __setup_cpu_460sx(unsigned long offset, struct cpu_spec *spec);
  46. extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
  47. extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
  48. extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
  49. extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
  50. extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
  51. extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
  52. extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
  53. extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
  54. #endif /* CONFIG_PPC32 */
  55. #ifdef CONFIG_PPC64
  56. extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
  57. extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
  58. extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
  59. extern void __restore_cpu_pa6t(void);
  60. extern void __restore_cpu_ppc970(void);
  61. extern void __setup_cpu_power7(unsigned long offset, struct cpu_spec* spec);
  62. extern void __restore_cpu_power7(void);
  63. #endif /* CONFIG_PPC64 */
  64. /* This table only contains "desktop" CPUs, it need to be filled with embedded
  65. * ones as well...
  66. */
  67. #define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
  68. PPC_FEATURE_HAS_MMU)
  69. #define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
  70. #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
  71. #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
  72. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  73. #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
  74. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  75. #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
  76. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  77. PPC_FEATURE_TRUE_LE | \
  78. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  79. #define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  80. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  81. PPC_FEATURE_TRUE_LE | \
  82. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  83. #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
  84. PPC_FEATURE_TRUE_LE | \
  85. PPC_FEATURE_HAS_ALTIVEC_COMP)
  86. #ifdef CONFIG_PPC_BOOK3E_64
  87. #define COMMON_USER_BOOKE (COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
  88. #else
  89. #define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
  90. PPC_FEATURE_BOOKE)
  91. #endif
  92. static struct cpu_spec __initdata cpu_specs[] = {
  93. #ifdef CONFIG_PPC_BOOK3S_64
  94. { /* Power3 */
  95. .pvr_mask = 0xffff0000,
  96. .pvr_value = 0x00400000,
  97. .cpu_name = "POWER3 (630)",
  98. .cpu_features = CPU_FTRS_POWER3,
  99. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  100. .mmu_features = MMU_FTR_HPTE_TABLE,
  101. .icache_bsize = 128,
  102. .dcache_bsize = 128,
  103. .num_pmcs = 8,
  104. .pmc_type = PPC_PMC_IBM,
  105. .oprofile_cpu_type = "ppc64/power3",
  106. .oprofile_type = PPC_OPROFILE_RS64,
  107. .machine_check = machine_check_generic,
  108. .platform = "power3",
  109. },
  110. { /* Power3+ */
  111. .pvr_mask = 0xffff0000,
  112. .pvr_value = 0x00410000,
  113. .cpu_name = "POWER3 (630+)",
  114. .cpu_features = CPU_FTRS_POWER3,
  115. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  116. .mmu_features = MMU_FTR_HPTE_TABLE,
  117. .icache_bsize = 128,
  118. .dcache_bsize = 128,
  119. .num_pmcs = 8,
  120. .pmc_type = PPC_PMC_IBM,
  121. .oprofile_cpu_type = "ppc64/power3",
  122. .oprofile_type = PPC_OPROFILE_RS64,
  123. .machine_check = machine_check_generic,
  124. .platform = "power3",
  125. },
  126. { /* Northstar */
  127. .pvr_mask = 0xffff0000,
  128. .pvr_value = 0x00330000,
  129. .cpu_name = "RS64-II (northstar)",
  130. .cpu_features = CPU_FTRS_RS64,
  131. .cpu_user_features = COMMON_USER_PPC64,
  132. .mmu_features = MMU_FTR_HPTE_TABLE,
  133. .icache_bsize = 128,
  134. .dcache_bsize = 128,
  135. .num_pmcs = 8,
  136. .pmc_type = PPC_PMC_IBM,
  137. .oprofile_cpu_type = "ppc64/rs64",
  138. .oprofile_type = PPC_OPROFILE_RS64,
  139. .machine_check = machine_check_generic,
  140. .platform = "rs64",
  141. },
  142. { /* Pulsar */
  143. .pvr_mask = 0xffff0000,
  144. .pvr_value = 0x00340000,
  145. .cpu_name = "RS64-III (pulsar)",
  146. .cpu_features = CPU_FTRS_RS64,
  147. .cpu_user_features = COMMON_USER_PPC64,
  148. .mmu_features = MMU_FTR_HPTE_TABLE,
  149. .icache_bsize = 128,
  150. .dcache_bsize = 128,
  151. .num_pmcs = 8,
  152. .pmc_type = PPC_PMC_IBM,
  153. .oprofile_cpu_type = "ppc64/rs64",
  154. .oprofile_type = PPC_OPROFILE_RS64,
  155. .machine_check = machine_check_generic,
  156. .platform = "rs64",
  157. },
  158. { /* I-star */
  159. .pvr_mask = 0xffff0000,
  160. .pvr_value = 0x00360000,
  161. .cpu_name = "RS64-III (icestar)",
  162. .cpu_features = CPU_FTRS_RS64,
  163. .cpu_user_features = COMMON_USER_PPC64,
  164. .mmu_features = MMU_FTR_HPTE_TABLE,
  165. .icache_bsize = 128,
  166. .dcache_bsize = 128,
  167. .num_pmcs = 8,
  168. .pmc_type = PPC_PMC_IBM,
  169. .oprofile_cpu_type = "ppc64/rs64",
  170. .oprofile_type = PPC_OPROFILE_RS64,
  171. .machine_check = machine_check_generic,
  172. .platform = "rs64",
  173. },
  174. { /* S-star */
  175. .pvr_mask = 0xffff0000,
  176. .pvr_value = 0x00370000,
  177. .cpu_name = "RS64-IV (sstar)",
  178. .cpu_features = CPU_FTRS_RS64,
  179. .cpu_user_features = COMMON_USER_PPC64,
  180. .mmu_features = MMU_FTR_HPTE_TABLE,
  181. .icache_bsize = 128,
  182. .dcache_bsize = 128,
  183. .num_pmcs = 8,
  184. .pmc_type = PPC_PMC_IBM,
  185. .oprofile_cpu_type = "ppc64/rs64",
  186. .oprofile_type = PPC_OPROFILE_RS64,
  187. .machine_check = machine_check_generic,
  188. .platform = "rs64",
  189. },
  190. { /* Power4 */
  191. .pvr_mask = 0xffff0000,
  192. .pvr_value = 0x00350000,
  193. .cpu_name = "POWER4 (gp)",
  194. .cpu_features = CPU_FTRS_POWER4,
  195. .cpu_user_features = COMMON_USER_POWER4,
  196. .mmu_features = MMU_FTR_HPTE_TABLE,
  197. .icache_bsize = 128,
  198. .dcache_bsize = 128,
  199. .num_pmcs = 8,
  200. .pmc_type = PPC_PMC_IBM,
  201. .oprofile_cpu_type = "ppc64/power4",
  202. .oprofile_type = PPC_OPROFILE_POWER4,
  203. .machine_check = machine_check_generic,
  204. .platform = "power4",
  205. },
  206. { /* Power4+ */
  207. .pvr_mask = 0xffff0000,
  208. .pvr_value = 0x00380000,
  209. .cpu_name = "POWER4+ (gq)",
  210. .cpu_features = CPU_FTRS_POWER4,
  211. .cpu_user_features = COMMON_USER_POWER4,
  212. .mmu_features = MMU_FTR_HPTE_TABLE,
  213. .icache_bsize = 128,
  214. .dcache_bsize = 128,
  215. .num_pmcs = 8,
  216. .pmc_type = PPC_PMC_IBM,
  217. .oprofile_cpu_type = "ppc64/power4",
  218. .oprofile_type = PPC_OPROFILE_POWER4,
  219. .machine_check = machine_check_generic,
  220. .platform = "power4",
  221. },
  222. { /* PPC970 */
  223. .pvr_mask = 0xffff0000,
  224. .pvr_value = 0x00390000,
  225. .cpu_name = "PPC970",
  226. .cpu_features = CPU_FTRS_PPC970,
  227. .cpu_user_features = COMMON_USER_POWER4 |
  228. PPC_FEATURE_HAS_ALTIVEC_COMP,
  229. .mmu_features = MMU_FTR_HPTE_TABLE,
  230. .icache_bsize = 128,
  231. .dcache_bsize = 128,
  232. .num_pmcs = 8,
  233. .pmc_type = PPC_PMC_IBM,
  234. .cpu_setup = __setup_cpu_ppc970,
  235. .cpu_restore = __restore_cpu_ppc970,
  236. .oprofile_cpu_type = "ppc64/970",
  237. .oprofile_type = PPC_OPROFILE_POWER4,
  238. .machine_check = machine_check_generic,
  239. .platform = "ppc970",
  240. },
  241. { /* PPC970FX */
  242. .pvr_mask = 0xffff0000,
  243. .pvr_value = 0x003c0000,
  244. .cpu_name = "PPC970FX",
  245. .cpu_features = CPU_FTRS_PPC970,
  246. .cpu_user_features = COMMON_USER_POWER4 |
  247. PPC_FEATURE_HAS_ALTIVEC_COMP,
  248. .mmu_features = MMU_FTR_HPTE_TABLE,
  249. .icache_bsize = 128,
  250. .dcache_bsize = 128,
  251. .num_pmcs = 8,
  252. .pmc_type = PPC_PMC_IBM,
  253. .cpu_setup = __setup_cpu_ppc970,
  254. .cpu_restore = __restore_cpu_ppc970,
  255. .oprofile_cpu_type = "ppc64/970",
  256. .oprofile_type = PPC_OPROFILE_POWER4,
  257. .machine_check = machine_check_generic,
  258. .platform = "ppc970",
  259. },
  260. { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
  261. .pvr_mask = 0xffffffff,
  262. .pvr_value = 0x00440100,
  263. .cpu_name = "PPC970MP",
  264. .cpu_features = CPU_FTRS_PPC970,
  265. .cpu_user_features = COMMON_USER_POWER4 |
  266. PPC_FEATURE_HAS_ALTIVEC_COMP,
  267. .mmu_features = MMU_FTR_HPTE_TABLE,
  268. .icache_bsize = 128,
  269. .dcache_bsize = 128,
  270. .num_pmcs = 8,
  271. .pmc_type = PPC_PMC_IBM,
  272. .cpu_setup = __setup_cpu_ppc970,
  273. .cpu_restore = __restore_cpu_ppc970,
  274. .oprofile_cpu_type = "ppc64/970MP",
  275. .oprofile_type = PPC_OPROFILE_POWER4,
  276. .machine_check = machine_check_generic,
  277. .platform = "ppc970",
  278. },
  279. { /* PPC970MP */
  280. .pvr_mask = 0xffff0000,
  281. .pvr_value = 0x00440000,
  282. .cpu_name = "PPC970MP",
  283. .cpu_features = CPU_FTRS_PPC970,
  284. .cpu_user_features = COMMON_USER_POWER4 |
  285. PPC_FEATURE_HAS_ALTIVEC_COMP,
  286. .mmu_features = MMU_FTR_HPTE_TABLE,
  287. .icache_bsize = 128,
  288. .dcache_bsize = 128,
  289. .num_pmcs = 8,
  290. .pmc_type = PPC_PMC_IBM,
  291. .cpu_setup = __setup_cpu_ppc970MP,
  292. .cpu_restore = __restore_cpu_ppc970,
  293. .oprofile_cpu_type = "ppc64/970MP",
  294. .oprofile_type = PPC_OPROFILE_POWER4,
  295. .machine_check = machine_check_generic,
  296. .platform = "ppc970",
  297. },
  298. { /* PPC970GX */
  299. .pvr_mask = 0xffff0000,
  300. .pvr_value = 0x00450000,
  301. .cpu_name = "PPC970GX",
  302. .cpu_features = CPU_FTRS_PPC970,
  303. .cpu_user_features = COMMON_USER_POWER4 |
  304. PPC_FEATURE_HAS_ALTIVEC_COMP,
  305. .mmu_features = MMU_FTR_HPTE_TABLE,
  306. .icache_bsize = 128,
  307. .dcache_bsize = 128,
  308. .num_pmcs = 8,
  309. .pmc_type = PPC_PMC_IBM,
  310. .cpu_setup = __setup_cpu_ppc970,
  311. .oprofile_cpu_type = "ppc64/970",
  312. .oprofile_type = PPC_OPROFILE_POWER4,
  313. .machine_check = machine_check_generic,
  314. .platform = "ppc970",
  315. },
  316. { /* Power5 GR */
  317. .pvr_mask = 0xffff0000,
  318. .pvr_value = 0x003a0000,
  319. .cpu_name = "POWER5 (gr)",
  320. .cpu_features = CPU_FTRS_POWER5,
  321. .cpu_user_features = COMMON_USER_POWER5,
  322. .mmu_features = MMU_FTR_HPTE_TABLE,
  323. .icache_bsize = 128,
  324. .dcache_bsize = 128,
  325. .num_pmcs = 6,
  326. .pmc_type = PPC_PMC_IBM,
  327. .oprofile_cpu_type = "ppc64/power5",
  328. .oprofile_type = PPC_OPROFILE_POWER4,
  329. /* SIHV / SIPR bits are implemented on POWER4+ (GQ)
  330. * and above but only works on POWER5 and above
  331. */
  332. .oprofile_mmcra_sihv = MMCRA_SIHV,
  333. .oprofile_mmcra_sipr = MMCRA_SIPR,
  334. .machine_check = machine_check_generic,
  335. .platform = "power5",
  336. },
  337. { /* Power5++ */
  338. .pvr_mask = 0xffffff00,
  339. .pvr_value = 0x003b0300,
  340. .cpu_name = "POWER5+ (gs)",
  341. .cpu_features = CPU_FTRS_POWER5,
  342. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  343. .mmu_features = MMU_FTR_HPTE_TABLE,
  344. .icache_bsize = 128,
  345. .dcache_bsize = 128,
  346. .num_pmcs = 6,
  347. .oprofile_cpu_type = "ppc64/power5++",
  348. .oprofile_type = PPC_OPROFILE_POWER4,
  349. .oprofile_mmcra_sihv = MMCRA_SIHV,
  350. .oprofile_mmcra_sipr = MMCRA_SIPR,
  351. .machine_check = machine_check_generic,
  352. .platform = "power5+",
  353. },
  354. { /* Power5 GS */
  355. .pvr_mask = 0xffff0000,
  356. .pvr_value = 0x003b0000,
  357. .cpu_name = "POWER5+ (gs)",
  358. .cpu_features = CPU_FTRS_POWER5,
  359. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  360. .mmu_features = MMU_FTR_HPTE_TABLE,
  361. .icache_bsize = 128,
  362. .dcache_bsize = 128,
  363. .num_pmcs = 6,
  364. .pmc_type = PPC_PMC_IBM,
  365. .oprofile_cpu_type = "ppc64/power5+",
  366. .oprofile_type = PPC_OPROFILE_POWER4,
  367. .oprofile_mmcra_sihv = MMCRA_SIHV,
  368. .oprofile_mmcra_sipr = MMCRA_SIPR,
  369. .machine_check = machine_check_generic,
  370. .platform = "power5+",
  371. },
  372. { /* POWER6 in P5+ mode; 2.04-compliant processor */
  373. .pvr_mask = 0xffffffff,
  374. .pvr_value = 0x0f000001,
  375. .cpu_name = "POWER5+",
  376. .cpu_features = CPU_FTRS_POWER5,
  377. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  378. .mmu_features = MMU_FTR_HPTE_TABLE,
  379. .icache_bsize = 128,
  380. .dcache_bsize = 128,
  381. .machine_check = machine_check_generic,
  382. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  383. .oprofile_type = PPC_OPROFILE_POWER4,
  384. .platform = "power5+",
  385. },
  386. { /* Power6 */
  387. .pvr_mask = 0xffff0000,
  388. .pvr_value = 0x003e0000,
  389. .cpu_name = "POWER6 (raw)",
  390. .cpu_features = CPU_FTRS_POWER6,
  391. .cpu_user_features = COMMON_USER_POWER6 |
  392. PPC_FEATURE_POWER6_EXT,
  393. .mmu_features = MMU_FTR_HPTE_TABLE,
  394. .icache_bsize = 128,
  395. .dcache_bsize = 128,
  396. .num_pmcs = 6,
  397. .pmc_type = PPC_PMC_IBM,
  398. .oprofile_cpu_type = "ppc64/power6",
  399. .oprofile_type = PPC_OPROFILE_POWER4,
  400. .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
  401. .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
  402. .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
  403. POWER6_MMCRA_OTHER,
  404. .machine_check = machine_check_generic,
  405. .platform = "power6x",
  406. },
  407. { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
  408. .pvr_mask = 0xffffffff,
  409. .pvr_value = 0x0f000002,
  410. .cpu_name = "POWER6 (architected)",
  411. .cpu_features = CPU_FTRS_POWER6,
  412. .cpu_user_features = COMMON_USER_POWER6,
  413. .mmu_features = MMU_FTR_HPTE_TABLE,
  414. .icache_bsize = 128,
  415. .dcache_bsize = 128,
  416. .machine_check = machine_check_generic,
  417. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  418. .oprofile_type = PPC_OPROFILE_POWER4,
  419. .platform = "power6",
  420. },
  421. { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
  422. .pvr_mask = 0xffffffff,
  423. .pvr_value = 0x0f000003,
  424. .cpu_name = "POWER7 (architected)",
  425. .cpu_features = CPU_FTRS_POWER7,
  426. .cpu_user_features = COMMON_USER_POWER7,
  427. .mmu_features = MMU_FTR_HPTE_TABLE |
  428. MMU_FTR_TLBIE_206,
  429. .icache_bsize = 128,
  430. .dcache_bsize = 128,
  431. .machine_check = machine_check_generic,
  432. .oprofile_type = PPC_OPROFILE_POWER4,
  433. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  434. .platform = "power7",
  435. },
  436. { /* Power7 */
  437. .pvr_mask = 0xffff0000,
  438. .pvr_value = 0x003f0000,
  439. .cpu_name = "POWER7 (raw)",
  440. .cpu_features = CPU_FTRS_POWER7,
  441. .cpu_user_features = COMMON_USER_POWER7,
  442. .mmu_features = MMU_FTR_HPTE_TABLE |
  443. MMU_FTR_TLBIE_206,
  444. .icache_bsize = 128,
  445. .dcache_bsize = 128,
  446. .num_pmcs = 6,
  447. .pmc_type = PPC_PMC_IBM,
  448. .cpu_setup = __setup_cpu_power7,
  449. .cpu_restore = __restore_cpu_power7,
  450. .oprofile_cpu_type = "ppc64/power7",
  451. .oprofile_type = PPC_OPROFILE_POWER4,
  452. .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
  453. .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
  454. .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
  455. POWER6_MMCRA_OTHER,
  456. .platform = "power7",
  457. },
  458. { /* Cell Broadband Engine */
  459. .pvr_mask = 0xffff0000,
  460. .pvr_value = 0x00700000,
  461. .cpu_name = "Cell Broadband Engine",
  462. .cpu_features = CPU_FTRS_CELL,
  463. .cpu_user_features = COMMON_USER_PPC64 |
  464. PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
  465. PPC_FEATURE_SMT,
  466. .mmu_features = MMU_FTR_HPTE_TABLE,
  467. .icache_bsize = 128,
  468. .dcache_bsize = 128,
  469. .num_pmcs = 4,
  470. .pmc_type = PPC_PMC_IBM,
  471. .oprofile_cpu_type = "ppc64/cell-be",
  472. .oprofile_type = PPC_OPROFILE_CELL,
  473. .machine_check = machine_check_generic,
  474. .platform = "ppc-cell-be",
  475. },
  476. { /* PA Semi PA6T */
  477. .pvr_mask = 0x7fff0000,
  478. .pvr_value = 0x00900000,
  479. .cpu_name = "PA6T",
  480. .cpu_features = CPU_FTRS_PA6T,
  481. .cpu_user_features = COMMON_USER_PA6T,
  482. .mmu_features = MMU_FTR_HPTE_TABLE,
  483. .icache_bsize = 64,
  484. .dcache_bsize = 64,
  485. .num_pmcs = 6,
  486. .pmc_type = PPC_PMC_PA6T,
  487. .cpu_setup = __setup_cpu_pa6t,
  488. .cpu_restore = __restore_cpu_pa6t,
  489. .oprofile_cpu_type = "ppc64/pa6t",
  490. .oprofile_type = PPC_OPROFILE_PA6T,
  491. .machine_check = machine_check_generic,
  492. .platform = "pa6t",
  493. },
  494. { /* default match */
  495. .pvr_mask = 0x00000000,
  496. .pvr_value = 0x00000000,
  497. .cpu_name = "POWER4 (compatible)",
  498. .cpu_features = CPU_FTRS_COMPATIBLE,
  499. .cpu_user_features = COMMON_USER_PPC64,
  500. .mmu_features = MMU_FTR_HPTE_TABLE,
  501. .icache_bsize = 128,
  502. .dcache_bsize = 128,
  503. .num_pmcs = 6,
  504. .pmc_type = PPC_PMC_IBM,
  505. .machine_check = machine_check_generic,
  506. .platform = "power4",
  507. }
  508. #endif /* CONFIG_PPC_BOOK3S_64 */
  509. #ifdef CONFIG_PPC32
  510. #if CLASSIC_PPC
  511. { /* 601 */
  512. .pvr_mask = 0xffff0000,
  513. .pvr_value = 0x00010000,
  514. .cpu_name = "601",
  515. .cpu_features = CPU_FTRS_PPC601,
  516. .cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
  517. PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
  518. .mmu_features = MMU_FTR_HPTE_TABLE,
  519. .icache_bsize = 32,
  520. .dcache_bsize = 32,
  521. .machine_check = machine_check_generic,
  522. .platform = "ppc601",
  523. },
  524. { /* 603 */
  525. .pvr_mask = 0xffff0000,
  526. .pvr_value = 0x00030000,
  527. .cpu_name = "603",
  528. .cpu_features = CPU_FTRS_603,
  529. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  530. .mmu_features = 0,
  531. .icache_bsize = 32,
  532. .dcache_bsize = 32,
  533. .cpu_setup = __setup_cpu_603,
  534. .machine_check = machine_check_generic,
  535. .platform = "ppc603",
  536. },
  537. { /* 603e */
  538. .pvr_mask = 0xffff0000,
  539. .pvr_value = 0x00060000,
  540. .cpu_name = "603e",
  541. .cpu_features = CPU_FTRS_603,
  542. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  543. .mmu_features = 0,
  544. .icache_bsize = 32,
  545. .dcache_bsize = 32,
  546. .cpu_setup = __setup_cpu_603,
  547. .machine_check = machine_check_generic,
  548. .platform = "ppc603",
  549. },
  550. { /* 603ev */
  551. .pvr_mask = 0xffff0000,
  552. .pvr_value = 0x00070000,
  553. .cpu_name = "603ev",
  554. .cpu_features = CPU_FTRS_603,
  555. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  556. .mmu_features = 0,
  557. .icache_bsize = 32,
  558. .dcache_bsize = 32,
  559. .cpu_setup = __setup_cpu_603,
  560. .machine_check = machine_check_generic,
  561. .platform = "ppc603",
  562. },
  563. { /* 604 */
  564. .pvr_mask = 0xffff0000,
  565. .pvr_value = 0x00040000,
  566. .cpu_name = "604",
  567. .cpu_features = CPU_FTRS_604,
  568. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  569. .mmu_features = MMU_FTR_HPTE_TABLE,
  570. .icache_bsize = 32,
  571. .dcache_bsize = 32,
  572. .num_pmcs = 2,
  573. .cpu_setup = __setup_cpu_604,
  574. .machine_check = machine_check_generic,
  575. .platform = "ppc604",
  576. },
  577. { /* 604e */
  578. .pvr_mask = 0xfffff000,
  579. .pvr_value = 0x00090000,
  580. .cpu_name = "604e",
  581. .cpu_features = CPU_FTRS_604,
  582. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  583. .mmu_features = MMU_FTR_HPTE_TABLE,
  584. .icache_bsize = 32,
  585. .dcache_bsize = 32,
  586. .num_pmcs = 4,
  587. .cpu_setup = __setup_cpu_604,
  588. .machine_check = machine_check_generic,
  589. .platform = "ppc604",
  590. },
  591. { /* 604r */
  592. .pvr_mask = 0xffff0000,
  593. .pvr_value = 0x00090000,
  594. .cpu_name = "604r",
  595. .cpu_features = CPU_FTRS_604,
  596. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  597. .mmu_features = MMU_FTR_HPTE_TABLE,
  598. .icache_bsize = 32,
  599. .dcache_bsize = 32,
  600. .num_pmcs = 4,
  601. .cpu_setup = __setup_cpu_604,
  602. .machine_check = machine_check_generic,
  603. .platform = "ppc604",
  604. },
  605. { /* 604ev */
  606. .pvr_mask = 0xffff0000,
  607. .pvr_value = 0x000a0000,
  608. .cpu_name = "604ev",
  609. .cpu_features = CPU_FTRS_604,
  610. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  611. .mmu_features = MMU_FTR_HPTE_TABLE,
  612. .icache_bsize = 32,
  613. .dcache_bsize = 32,
  614. .num_pmcs = 4,
  615. .cpu_setup = __setup_cpu_604,
  616. .machine_check = machine_check_generic,
  617. .platform = "ppc604",
  618. },
  619. { /* 740/750 (0x4202, don't support TAU ?) */
  620. .pvr_mask = 0xffffffff,
  621. .pvr_value = 0x00084202,
  622. .cpu_name = "740/750",
  623. .cpu_features = CPU_FTRS_740_NOTAU,
  624. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  625. .mmu_features = MMU_FTR_HPTE_TABLE,
  626. .icache_bsize = 32,
  627. .dcache_bsize = 32,
  628. .num_pmcs = 4,
  629. .cpu_setup = __setup_cpu_750,
  630. .machine_check = machine_check_generic,
  631. .platform = "ppc750",
  632. },
  633. { /* 750CX (80100 and 8010x?) */
  634. .pvr_mask = 0xfffffff0,
  635. .pvr_value = 0x00080100,
  636. .cpu_name = "750CX",
  637. .cpu_features = CPU_FTRS_750,
  638. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  639. .mmu_features = MMU_FTR_HPTE_TABLE,
  640. .icache_bsize = 32,
  641. .dcache_bsize = 32,
  642. .num_pmcs = 4,
  643. .cpu_setup = __setup_cpu_750cx,
  644. .machine_check = machine_check_generic,
  645. .platform = "ppc750",
  646. },
  647. { /* 750CX (82201 and 82202) */
  648. .pvr_mask = 0xfffffff0,
  649. .pvr_value = 0x00082200,
  650. .cpu_name = "750CX",
  651. .cpu_features = CPU_FTRS_750,
  652. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  653. .mmu_features = MMU_FTR_HPTE_TABLE,
  654. .icache_bsize = 32,
  655. .dcache_bsize = 32,
  656. .num_pmcs = 4,
  657. .pmc_type = PPC_PMC_IBM,
  658. .cpu_setup = __setup_cpu_750cx,
  659. .machine_check = machine_check_generic,
  660. .platform = "ppc750",
  661. },
  662. { /* 750CXe (82214) */
  663. .pvr_mask = 0xfffffff0,
  664. .pvr_value = 0x00082210,
  665. .cpu_name = "750CXe",
  666. .cpu_features = CPU_FTRS_750,
  667. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  668. .mmu_features = MMU_FTR_HPTE_TABLE,
  669. .icache_bsize = 32,
  670. .dcache_bsize = 32,
  671. .num_pmcs = 4,
  672. .pmc_type = PPC_PMC_IBM,
  673. .cpu_setup = __setup_cpu_750cx,
  674. .machine_check = machine_check_generic,
  675. .platform = "ppc750",
  676. },
  677. { /* 750CXe "Gekko" (83214) */
  678. .pvr_mask = 0xffffffff,
  679. .pvr_value = 0x00083214,
  680. .cpu_name = "750CXe",
  681. .cpu_features = CPU_FTRS_750,
  682. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  683. .mmu_features = MMU_FTR_HPTE_TABLE,
  684. .icache_bsize = 32,
  685. .dcache_bsize = 32,
  686. .num_pmcs = 4,
  687. .pmc_type = PPC_PMC_IBM,
  688. .cpu_setup = __setup_cpu_750cx,
  689. .machine_check = machine_check_generic,
  690. .platform = "ppc750",
  691. },
  692. { /* 750CL (and "Broadway") */
  693. .pvr_mask = 0xfffff0e0,
  694. .pvr_value = 0x00087000,
  695. .cpu_name = "750CL",
  696. .cpu_features = CPU_FTRS_750CL,
  697. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  698. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  699. .icache_bsize = 32,
  700. .dcache_bsize = 32,
  701. .num_pmcs = 4,
  702. .pmc_type = PPC_PMC_IBM,
  703. .cpu_setup = __setup_cpu_750,
  704. .machine_check = machine_check_generic,
  705. .platform = "ppc750",
  706. .oprofile_cpu_type = "ppc/750",
  707. .oprofile_type = PPC_OPROFILE_G4,
  708. },
  709. { /* 745/755 */
  710. .pvr_mask = 0xfffff000,
  711. .pvr_value = 0x00083000,
  712. .cpu_name = "745/755",
  713. .cpu_features = CPU_FTRS_750,
  714. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  715. .mmu_features = MMU_FTR_HPTE_TABLE,
  716. .icache_bsize = 32,
  717. .dcache_bsize = 32,
  718. .num_pmcs = 4,
  719. .pmc_type = PPC_PMC_IBM,
  720. .cpu_setup = __setup_cpu_750,
  721. .machine_check = machine_check_generic,
  722. .platform = "ppc750",
  723. },
  724. { /* 750FX rev 1.x */
  725. .pvr_mask = 0xffffff00,
  726. .pvr_value = 0x70000100,
  727. .cpu_name = "750FX",
  728. .cpu_features = CPU_FTRS_750FX1,
  729. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  730. .mmu_features = MMU_FTR_HPTE_TABLE,
  731. .icache_bsize = 32,
  732. .dcache_bsize = 32,
  733. .num_pmcs = 4,
  734. .pmc_type = PPC_PMC_IBM,
  735. .cpu_setup = __setup_cpu_750,
  736. .machine_check = machine_check_generic,
  737. .platform = "ppc750",
  738. .oprofile_cpu_type = "ppc/750",
  739. .oprofile_type = PPC_OPROFILE_G4,
  740. },
  741. { /* 750FX rev 2.0 must disable HID0[DPM] */
  742. .pvr_mask = 0xffffffff,
  743. .pvr_value = 0x70000200,
  744. .cpu_name = "750FX",
  745. .cpu_features = CPU_FTRS_750FX2,
  746. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  747. .mmu_features = MMU_FTR_HPTE_TABLE,
  748. .icache_bsize = 32,
  749. .dcache_bsize = 32,
  750. .num_pmcs = 4,
  751. .pmc_type = PPC_PMC_IBM,
  752. .cpu_setup = __setup_cpu_750,
  753. .machine_check = machine_check_generic,
  754. .platform = "ppc750",
  755. .oprofile_cpu_type = "ppc/750",
  756. .oprofile_type = PPC_OPROFILE_G4,
  757. },
  758. { /* 750FX (All revs except 2.0) */
  759. .pvr_mask = 0xffff0000,
  760. .pvr_value = 0x70000000,
  761. .cpu_name = "750FX",
  762. .cpu_features = CPU_FTRS_750FX,
  763. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  764. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  765. .icache_bsize = 32,
  766. .dcache_bsize = 32,
  767. .num_pmcs = 4,
  768. .pmc_type = PPC_PMC_IBM,
  769. .cpu_setup = __setup_cpu_750fx,
  770. .machine_check = machine_check_generic,
  771. .platform = "ppc750",
  772. .oprofile_cpu_type = "ppc/750",
  773. .oprofile_type = PPC_OPROFILE_G4,
  774. },
  775. { /* 750GX */
  776. .pvr_mask = 0xffff0000,
  777. .pvr_value = 0x70020000,
  778. .cpu_name = "750GX",
  779. .cpu_features = CPU_FTRS_750GX,
  780. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  781. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  782. .icache_bsize = 32,
  783. .dcache_bsize = 32,
  784. .num_pmcs = 4,
  785. .pmc_type = PPC_PMC_IBM,
  786. .cpu_setup = __setup_cpu_750fx,
  787. .machine_check = machine_check_generic,
  788. .platform = "ppc750",
  789. .oprofile_cpu_type = "ppc/750",
  790. .oprofile_type = PPC_OPROFILE_G4,
  791. },
  792. { /* 740/750 (L2CR bit need fixup for 740) */
  793. .pvr_mask = 0xffff0000,
  794. .pvr_value = 0x00080000,
  795. .cpu_name = "740/750",
  796. .cpu_features = CPU_FTRS_740,
  797. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  798. .mmu_features = MMU_FTR_HPTE_TABLE,
  799. .icache_bsize = 32,
  800. .dcache_bsize = 32,
  801. .num_pmcs = 4,
  802. .pmc_type = PPC_PMC_IBM,
  803. .cpu_setup = __setup_cpu_750,
  804. .machine_check = machine_check_generic,
  805. .platform = "ppc750",
  806. },
  807. { /* 7400 rev 1.1 ? (no TAU) */
  808. .pvr_mask = 0xffffffff,
  809. .pvr_value = 0x000c1101,
  810. .cpu_name = "7400 (1.1)",
  811. .cpu_features = CPU_FTRS_7400_NOTAU,
  812. .cpu_user_features = COMMON_USER |
  813. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  814. .mmu_features = MMU_FTR_HPTE_TABLE,
  815. .icache_bsize = 32,
  816. .dcache_bsize = 32,
  817. .num_pmcs = 4,
  818. .pmc_type = PPC_PMC_G4,
  819. .cpu_setup = __setup_cpu_7400,
  820. .machine_check = machine_check_generic,
  821. .platform = "ppc7400",
  822. },
  823. { /* 7400 */
  824. .pvr_mask = 0xffff0000,
  825. .pvr_value = 0x000c0000,
  826. .cpu_name = "7400",
  827. .cpu_features = CPU_FTRS_7400,
  828. .cpu_user_features = COMMON_USER |
  829. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  830. .mmu_features = MMU_FTR_HPTE_TABLE,
  831. .icache_bsize = 32,
  832. .dcache_bsize = 32,
  833. .num_pmcs = 4,
  834. .pmc_type = PPC_PMC_G4,
  835. .cpu_setup = __setup_cpu_7400,
  836. .machine_check = machine_check_generic,
  837. .platform = "ppc7400",
  838. },
  839. { /* 7410 */
  840. .pvr_mask = 0xffff0000,
  841. .pvr_value = 0x800c0000,
  842. .cpu_name = "7410",
  843. .cpu_features = CPU_FTRS_7400,
  844. .cpu_user_features = COMMON_USER |
  845. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  846. .mmu_features = MMU_FTR_HPTE_TABLE,
  847. .icache_bsize = 32,
  848. .dcache_bsize = 32,
  849. .num_pmcs = 4,
  850. .pmc_type = PPC_PMC_G4,
  851. .cpu_setup = __setup_cpu_7410,
  852. .machine_check = machine_check_generic,
  853. .platform = "ppc7400",
  854. },
  855. { /* 7450 2.0 - no doze/nap */
  856. .pvr_mask = 0xffffffff,
  857. .pvr_value = 0x80000200,
  858. .cpu_name = "7450",
  859. .cpu_features = CPU_FTRS_7450_20,
  860. .cpu_user_features = COMMON_USER |
  861. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  862. .mmu_features = MMU_FTR_HPTE_TABLE,
  863. .icache_bsize = 32,
  864. .dcache_bsize = 32,
  865. .num_pmcs = 6,
  866. .pmc_type = PPC_PMC_G4,
  867. .cpu_setup = __setup_cpu_745x,
  868. .oprofile_cpu_type = "ppc/7450",
  869. .oprofile_type = PPC_OPROFILE_G4,
  870. .machine_check = machine_check_generic,
  871. .platform = "ppc7450",
  872. },
  873. { /* 7450 2.1 */
  874. .pvr_mask = 0xffffffff,
  875. .pvr_value = 0x80000201,
  876. .cpu_name = "7450",
  877. .cpu_features = CPU_FTRS_7450_21,
  878. .cpu_user_features = COMMON_USER |
  879. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  880. .mmu_features = MMU_FTR_HPTE_TABLE,
  881. .icache_bsize = 32,
  882. .dcache_bsize = 32,
  883. .num_pmcs = 6,
  884. .pmc_type = PPC_PMC_G4,
  885. .cpu_setup = __setup_cpu_745x,
  886. .oprofile_cpu_type = "ppc/7450",
  887. .oprofile_type = PPC_OPROFILE_G4,
  888. .machine_check = machine_check_generic,
  889. .platform = "ppc7450",
  890. },
  891. { /* 7450 2.3 and newer */
  892. .pvr_mask = 0xffff0000,
  893. .pvr_value = 0x80000000,
  894. .cpu_name = "7450",
  895. .cpu_features = CPU_FTRS_7450_23,
  896. .cpu_user_features = COMMON_USER |
  897. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  898. .mmu_features = MMU_FTR_HPTE_TABLE,
  899. .icache_bsize = 32,
  900. .dcache_bsize = 32,
  901. .num_pmcs = 6,
  902. .pmc_type = PPC_PMC_G4,
  903. .cpu_setup = __setup_cpu_745x,
  904. .oprofile_cpu_type = "ppc/7450",
  905. .oprofile_type = PPC_OPROFILE_G4,
  906. .machine_check = machine_check_generic,
  907. .platform = "ppc7450",
  908. },
  909. { /* 7455 rev 1.x */
  910. .pvr_mask = 0xffffff00,
  911. .pvr_value = 0x80010100,
  912. .cpu_name = "7455",
  913. .cpu_features = CPU_FTRS_7455_1,
  914. .cpu_user_features = COMMON_USER |
  915. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  916. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  917. .icache_bsize = 32,
  918. .dcache_bsize = 32,
  919. .num_pmcs = 6,
  920. .pmc_type = PPC_PMC_G4,
  921. .cpu_setup = __setup_cpu_745x,
  922. .oprofile_cpu_type = "ppc/7450",
  923. .oprofile_type = PPC_OPROFILE_G4,
  924. .machine_check = machine_check_generic,
  925. .platform = "ppc7450",
  926. },
  927. { /* 7455 rev 2.0 */
  928. .pvr_mask = 0xffffffff,
  929. .pvr_value = 0x80010200,
  930. .cpu_name = "7455",
  931. .cpu_features = CPU_FTRS_7455_20,
  932. .cpu_user_features = COMMON_USER |
  933. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  934. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  935. .icache_bsize = 32,
  936. .dcache_bsize = 32,
  937. .num_pmcs = 6,
  938. .pmc_type = PPC_PMC_G4,
  939. .cpu_setup = __setup_cpu_745x,
  940. .oprofile_cpu_type = "ppc/7450",
  941. .oprofile_type = PPC_OPROFILE_G4,
  942. .machine_check = machine_check_generic,
  943. .platform = "ppc7450",
  944. },
  945. { /* 7455 others */
  946. .pvr_mask = 0xffff0000,
  947. .pvr_value = 0x80010000,
  948. .cpu_name = "7455",
  949. .cpu_features = CPU_FTRS_7455,
  950. .cpu_user_features = COMMON_USER |
  951. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  952. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  953. .icache_bsize = 32,
  954. .dcache_bsize = 32,
  955. .num_pmcs = 6,
  956. .pmc_type = PPC_PMC_G4,
  957. .cpu_setup = __setup_cpu_745x,
  958. .oprofile_cpu_type = "ppc/7450",
  959. .oprofile_type = PPC_OPROFILE_G4,
  960. .machine_check = machine_check_generic,
  961. .platform = "ppc7450",
  962. },
  963. { /* 7447/7457 Rev 1.0 */
  964. .pvr_mask = 0xffffffff,
  965. .pvr_value = 0x80020100,
  966. .cpu_name = "7447/7457",
  967. .cpu_features = CPU_FTRS_7447_10,
  968. .cpu_user_features = COMMON_USER |
  969. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  970. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  971. .icache_bsize = 32,
  972. .dcache_bsize = 32,
  973. .num_pmcs = 6,
  974. .pmc_type = PPC_PMC_G4,
  975. .cpu_setup = __setup_cpu_745x,
  976. .oprofile_cpu_type = "ppc/7450",
  977. .oprofile_type = PPC_OPROFILE_G4,
  978. .machine_check = machine_check_generic,
  979. .platform = "ppc7450",
  980. },
  981. { /* 7447/7457 Rev 1.1 */
  982. .pvr_mask = 0xffffffff,
  983. .pvr_value = 0x80020101,
  984. .cpu_name = "7447/7457",
  985. .cpu_features = CPU_FTRS_7447_10,
  986. .cpu_user_features = COMMON_USER |
  987. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  988. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  989. .icache_bsize = 32,
  990. .dcache_bsize = 32,
  991. .num_pmcs = 6,
  992. .pmc_type = PPC_PMC_G4,
  993. .cpu_setup = __setup_cpu_745x,
  994. .oprofile_cpu_type = "ppc/7450",
  995. .oprofile_type = PPC_OPROFILE_G4,
  996. .machine_check = machine_check_generic,
  997. .platform = "ppc7450",
  998. },
  999. { /* 7447/7457 Rev 1.2 and later */
  1000. .pvr_mask = 0xffff0000,
  1001. .pvr_value = 0x80020000,
  1002. .cpu_name = "7447/7457",
  1003. .cpu_features = CPU_FTRS_7447,
  1004. .cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1005. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1006. .icache_bsize = 32,
  1007. .dcache_bsize = 32,
  1008. .num_pmcs = 6,
  1009. .pmc_type = PPC_PMC_G4,
  1010. .cpu_setup = __setup_cpu_745x,
  1011. .oprofile_cpu_type = "ppc/7450",
  1012. .oprofile_type = PPC_OPROFILE_G4,
  1013. .machine_check = machine_check_generic,
  1014. .platform = "ppc7450",
  1015. },
  1016. { /* 7447A */
  1017. .pvr_mask = 0xffff0000,
  1018. .pvr_value = 0x80030000,
  1019. .cpu_name = "7447A",
  1020. .cpu_features = CPU_FTRS_7447A,
  1021. .cpu_user_features = COMMON_USER |
  1022. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1023. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1024. .icache_bsize = 32,
  1025. .dcache_bsize = 32,
  1026. .num_pmcs = 6,
  1027. .pmc_type = PPC_PMC_G4,
  1028. .cpu_setup = __setup_cpu_745x,
  1029. .oprofile_cpu_type = "ppc/7450",
  1030. .oprofile_type = PPC_OPROFILE_G4,
  1031. .machine_check = machine_check_generic,
  1032. .platform = "ppc7450",
  1033. },
  1034. { /* 7448 */
  1035. .pvr_mask = 0xffff0000,
  1036. .pvr_value = 0x80040000,
  1037. .cpu_name = "7448",
  1038. .cpu_features = CPU_FTRS_7448,
  1039. .cpu_user_features = COMMON_USER |
  1040. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1041. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1042. .icache_bsize = 32,
  1043. .dcache_bsize = 32,
  1044. .num_pmcs = 6,
  1045. .pmc_type = PPC_PMC_G4,
  1046. .cpu_setup = __setup_cpu_745x,
  1047. .oprofile_cpu_type = "ppc/7450",
  1048. .oprofile_type = PPC_OPROFILE_G4,
  1049. .machine_check = machine_check_generic,
  1050. .platform = "ppc7450",
  1051. },
  1052. { /* 82xx (8240, 8245, 8260 are all 603e cores) */
  1053. .pvr_mask = 0x7fff0000,
  1054. .pvr_value = 0x00810000,
  1055. .cpu_name = "82xx",
  1056. .cpu_features = CPU_FTRS_82XX,
  1057. .cpu_user_features = COMMON_USER,
  1058. .mmu_features = 0,
  1059. .icache_bsize = 32,
  1060. .dcache_bsize = 32,
  1061. .cpu_setup = __setup_cpu_603,
  1062. .machine_check = machine_check_generic,
  1063. .platform = "ppc603",
  1064. },
  1065. { /* All G2_LE (603e core, plus some) have the same pvr */
  1066. .pvr_mask = 0x7fff0000,
  1067. .pvr_value = 0x00820000,
  1068. .cpu_name = "G2_LE",
  1069. .cpu_features = CPU_FTRS_G2_LE,
  1070. .cpu_user_features = COMMON_USER,
  1071. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1072. .icache_bsize = 32,
  1073. .dcache_bsize = 32,
  1074. .cpu_setup = __setup_cpu_603,
  1075. .machine_check = machine_check_generic,
  1076. .platform = "ppc603",
  1077. },
  1078. { /* e300c1 (a 603e core, plus some) on 83xx */
  1079. .pvr_mask = 0x7fff0000,
  1080. .pvr_value = 0x00830000,
  1081. .cpu_name = "e300c1",
  1082. .cpu_features = CPU_FTRS_E300,
  1083. .cpu_user_features = COMMON_USER,
  1084. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1085. .icache_bsize = 32,
  1086. .dcache_bsize = 32,
  1087. .cpu_setup = __setup_cpu_603,
  1088. .machine_check = machine_check_generic,
  1089. .platform = "ppc603",
  1090. },
  1091. { /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
  1092. .pvr_mask = 0x7fff0000,
  1093. .pvr_value = 0x00840000,
  1094. .cpu_name = "e300c2",
  1095. .cpu_features = CPU_FTRS_E300C2,
  1096. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1097. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1098. MMU_FTR_NEED_DTLB_SW_LRU,
  1099. .icache_bsize = 32,
  1100. .dcache_bsize = 32,
  1101. .cpu_setup = __setup_cpu_603,
  1102. .machine_check = machine_check_generic,
  1103. .platform = "ppc603",
  1104. },
  1105. { /* e300c3 (e300c1, plus one IU, half cache size) on 83xx */
  1106. .pvr_mask = 0x7fff0000,
  1107. .pvr_value = 0x00850000,
  1108. .cpu_name = "e300c3",
  1109. .cpu_features = CPU_FTRS_E300,
  1110. .cpu_user_features = COMMON_USER,
  1111. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1112. MMU_FTR_NEED_DTLB_SW_LRU,
  1113. .icache_bsize = 32,
  1114. .dcache_bsize = 32,
  1115. .cpu_setup = __setup_cpu_603,
  1116. .num_pmcs = 4,
  1117. .oprofile_cpu_type = "ppc/e300",
  1118. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1119. .platform = "ppc603",
  1120. },
  1121. { /* e300c4 (e300c1, plus one IU) */
  1122. .pvr_mask = 0x7fff0000,
  1123. .pvr_value = 0x00860000,
  1124. .cpu_name = "e300c4",
  1125. .cpu_features = CPU_FTRS_E300,
  1126. .cpu_user_features = COMMON_USER,
  1127. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1128. MMU_FTR_NEED_DTLB_SW_LRU,
  1129. .icache_bsize = 32,
  1130. .dcache_bsize = 32,
  1131. .cpu_setup = __setup_cpu_603,
  1132. .machine_check = machine_check_generic,
  1133. .num_pmcs = 4,
  1134. .oprofile_cpu_type = "ppc/e300",
  1135. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1136. .platform = "ppc603",
  1137. },
  1138. { /* default match, we assume split I/D cache & TB (non-601)... */
  1139. .pvr_mask = 0x00000000,
  1140. .pvr_value = 0x00000000,
  1141. .cpu_name = "(generic PPC)",
  1142. .cpu_features = CPU_FTRS_CLASSIC32,
  1143. .cpu_user_features = COMMON_USER,
  1144. .mmu_features = MMU_FTR_HPTE_TABLE,
  1145. .icache_bsize = 32,
  1146. .dcache_bsize = 32,
  1147. .machine_check = machine_check_generic,
  1148. .platform = "ppc603",
  1149. },
  1150. #endif /* CLASSIC_PPC */
  1151. #ifdef CONFIG_8xx
  1152. { /* 8xx */
  1153. .pvr_mask = 0xffff0000,
  1154. .pvr_value = 0x00500000,
  1155. .cpu_name = "8xx",
  1156. /* CPU_FTR_MAYBE_CAN_DOZE is possible,
  1157. * if the 8xx code is there.... */
  1158. .cpu_features = CPU_FTRS_8XX,
  1159. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1160. .mmu_features = MMU_FTR_TYPE_8xx,
  1161. .icache_bsize = 16,
  1162. .dcache_bsize = 16,
  1163. .platform = "ppc823",
  1164. },
  1165. #endif /* CONFIG_8xx */
  1166. #ifdef CONFIG_40x
  1167. { /* 403GC */
  1168. .pvr_mask = 0xffffff00,
  1169. .pvr_value = 0x00200200,
  1170. .cpu_name = "403GC",
  1171. .cpu_features = CPU_FTRS_40X,
  1172. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1173. .mmu_features = MMU_FTR_TYPE_40x,
  1174. .icache_bsize = 16,
  1175. .dcache_bsize = 16,
  1176. .machine_check = machine_check_4xx,
  1177. .platform = "ppc403",
  1178. },
  1179. { /* 403GCX */
  1180. .pvr_mask = 0xffffff00,
  1181. .pvr_value = 0x00201400,
  1182. .cpu_name = "403GCX",
  1183. .cpu_features = CPU_FTRS_40X,
  1184. .cpu_user_features = PPC_FEATURE_32 |
  1185. PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
  1186. .mmu_features = MMU_FTR_TYPE_40x,
  1187. .icache_bsize = 16,
  1188. .dcache_bsize = 16,
  1189. .machine_check = machine_check_4xx,
  1190. .platform = "ppc403",
  1191. },
  1192. { /* 403G ?? */
  1193. .pvr_mask = 0xffff0000,
  1194. .pvr_value = 0x00200000,
  1195. .cpu_name = "403G ??",
  1196. .cpu_features = CPU_FTRS_40X,
  1197. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1198. .mmu_features = MMU_FTR_TYPE_40x,
  1199. .icache_bsize = 16,
  1200. .dcache_bsize = 16,
  1201. .machine_check = machine_check_4xx,
  1202. .platform = "ppc403",
  1203. },
  1204. { /* 405GP */
  1205. .pvr_mask = 0xffff0000,
  1206. .pvr_value = 0x40110000,
  1207. .cpu_name = "405GP",
  1208. .cpu_features = CPU_FTRS_40X,
  1209. .cpu_user_features = PPC_FEATURE_32 |
  1210. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1211. .mmu_features = MMU_FTR_TYPE_40x,
  1212. .icache_bsize = 32,
  1213. .dcache_bsize = 32,
  1214. .machine_check = machine_check_4xx,
  1215. .platform = "ppc405",
  1216. },
  1217. { /* STB 03xxx */
  1218. .pvr_mask = 0xffff0000,
  1219. .pvr_value = 0x40130000,
  1220. .cpu_name = "STB03xxx",
  1221. .cpu_features = CPU_FTRS_40X,
  1222. .cpu_user_features = PPC_FEATURE_32 |
  1223. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1224. .mmu_features = MMU_FTR_TYPE_40x,
  1225. .icache_bsize = 32,
  1226. .dcache_bsize = 32,
  1227. .machine_check = machine_check_4xx,
  1228. .platform = "ppc405",
  1229. },
  1230. { /* STB 04xxx */
  1231. .pvr_mask = 0xffff0000,
  1232. .pvr_value = 0x41810000,
  1233. .cpu_name = "STB04xxx",
  1234. .cpu_features = CPU_FTRS_40X,
  1235. .cpu_user_features = PPC_FEATURE_32 |
  1236. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1237. .mmu_features = MMU_FTR_TYPE_40x,
  1238. .icache_bsize = 32,
  1239. .dcache_bsize = 32,
  1240. .machine_check = machine_check_4xx,
  1241. .platform = "ppc405",
  1242. },
  1243. { /* NP405L */
  1244. .pvr_mask = 0xffff0000,
  1245. .pvr_value = 0x41610000,
  1246. .cpu_name = "NP405L",
  1247. .cpu_features = CPU_FTRS_40X,
  1248. .cpu_user_features = PPC_FEATURE_32 |
  1249. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1250. .mmu_features = MMU_FTR_TYPE_40x,
  1251. .icache_bsize = 32,
  1252. .dcache_bsize = 32,
  1253. .machine_check = machine_check_4xx,
  1254. .platform = "ppc405",
  1255. },
  1256. { /* NP4GS3 */
  1257. .pvr_mask = 0xffff0000,
  1258. .pvr_value = 0x40B10000,
  1259. .cpu_name = "NP4GS3",
  1260. .cpu_features = CPU_FTRS_40X,
  1261. .cpu_user_features = PPC_FEATURE_32 |
  1262. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1263. .mmu_features = MMU_FTR_TYPE_40x,
  1264. .icache_bsize = 32,
  1265. .dcache_bsize = 32,
  1266. .machine_check = machine_check_4xx,
  1267. .platform = "ppc405",
  1268. },
  1269. { /* NP405H */
  1270. .pvr_mask = 0xffff0000,
  1271. .pvr_value = 0x41410000,
  1272. .cpu_name = "NP405H",
  1273. .cpu_features = CPU_FTRS_40X,
  1274. .cpu_user_features = PPC_FEATURE_32 |
  1275. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1276. .mmu_features = MMU_FTR_TYPE_40x,
  1277. .icache_bsize = 32,
  1278. .dcache_bsize = 32,
  1279. .machine_check = machine_check_4xx,
  1280. .platform = "ppc405",
  1281. },
  1282. { /* 405GPr */
  1283. .pvr_mask = 0xffff0000,
  1284. .pvr_value = 0x50910000,
  1285. .cpu_name = "405GPr",
  1286. .cpu_features = CPU_FTRS_40X,
  1287. .cpu_user_features = PPC_FEATURE_32 |
  1288. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1289. .mmu_features = MMU_FTR_TYPE_40x,
  1290. .icache_bsize = 32,
  1291. .dcache_bsize = 32,
  1292. .machine_check = machine_check_4xx,
  1293. .platform = "ppc405",
  1294. },
  1295. { /* STBx25xx */
  1296. .pvr_mask = 0xffff0000,
  1297. .pvr_value = 0x51510000,
  1298. .cpu_name = "STBx25xx",
  1299. .cpu_features = CPU_FTRS_40X,
  1300. .cpu_user_features = PPC_FEATURE_32 |
  1301. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1302. .mmu_features = MMU_FTR_TYPE_40x,
  1303. .icache_bsize = 32,
  1304. .dcache_bsize = 32,
  1305. .machine_check = machine_check_4xx,
  1306. .platform = "ppc405",
  1307. },
  1308. { /* 405LP */
  1309. .pvr_mask = 0xffff0000,
  1310. .pvr_value = 0x41F10000,
  1311. .cpu_name = "405LP",
  1312. .cpu_features = CPU_FTRS_40X,
  1313. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1314. .mmu_features = MMU_FTR_TYPE_40x,
  1315. .icache_bsize = 32,
  1316. .dcache_bsize = 32,
  1317. .machine_check = machine_check_4xx,
  1318. .platform = "ppc405",
  1319. },
  1320. { /* Xilinx Virtex-II Pro */
  1321. .pvr_mask = 0xfffff000,
  1322. .pvr_value = 0x20010000,
  1323. .cpu_name = "Virtex-II Pro",
  1324. .cpu_features = CPU_FTRS_40X,
  1325. .cpu_user_features = PPC_FEATURE_32 |
  1326. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1327. .mmu_features = MMU_FTR_TYPE_40x,
  1328. .icache_bsize = 32,
  1329. .dcache_bsize = 32,
  1330. .machine_check = machine_check_4xx,
  1331. .platform = "ppc405",
  1332. },
  1333. { /* Xilinx Virtex-4 FX */
  1334. .pvr_mask = 0xfffff000,
  1335. .pvr_value = 0x20011000,
  1336. .cpu_name = "Virtex-4 FX",
  1337. .cpu_features = CPU_FTRS_40X,
  1338. .cpu_user_features = PPC_FEATURE_32 |
  1339. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1340. .mmu_features = MMU_FTR_TYPE_40x,
  1341. .icache_bsize = 32,
  1342. .dcache_bsize = 32,
  1343. .machine_check = machine_check_4xx,
  1344. .platform = "ppc405",
  1345. },
  1346. { /* 405EP */
  1347. .pvr_mask = 0xffff0000,
  1348. .pvr_value = 0x51210000,
  1349. .cpu_name = "405EP",
  1350. .cpu_features = CPU_FTRS_40X,
  1351. .cpu_user_features = PPC_FEATURE_32 |
  1352. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1353. .mmu_features = MMU_FTR_TYPE_40x,
  1354. .icache_bsize = 32,
  1355. .dcache_bsize = 32,
  1356. .machine_check = machine_check_4xx,
  1357. .platform = "ppc405",
  1358. },
  1359. { /* 405EX Rev. A/B with Security */
  1360. .pvr_mask = 0xffff000f,
  1361. .pvr_value = 0x12910007,
  1362. .cpu_name = "405EX Rev. A/B",
  1363. .cpu_features = CPU_FTRS_40X,
  1364. .cpu_user_features = PPC_FEATURE_32 |
  1365. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1366. .mmu_features = MMU_FTR_TYPE_40x,
  1367. .icache_bsize = 32,
  1368. .dcache_bsize = 32,
  1369. .machine_check = machine_check_4xx,
  1370. .platform = "ppc405",
  1371. },
  1372. { /* 405EX Rev. C without Security */
  1373. .pvr_mask = 0xffff000f,
  1374. .pvr_value = 0x1291000d,
  1375. .cpu_name = "405EX Rev. C",
  1376. .cpu_features = CPU_FTRS_40X,
  1377. .cpu_user_features = PPC_FEATURE_32 |
  1378. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1379. .mmu_features = MMU_FTR_TYPE_40x,
  1380. .icache_bsize = 32,
  1381. .dcache_bsize = 32,
  1382. .machine_check = machine_check_4xx,
  1383. .platform = "ppc405",
  1384. },
  1385. { /* 405EX Rev. C with Security */
  1386. .pvr_mask = 0xffff000f,
  1387. .pvr_value = 0x1291000f,
  1388. .cpu_name = "405EX Rev. C",
  1389. .cpu_features = CPU_FTRS_40X,
  1390. .cpu_user_features = PPC_FEATURE_32 |
  1391. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1392. .mmu_features = MMU_FTR_TYPE_40x,
  1393. .icache_bsize = 32,
  1394. .dcache_bsize = 32,
  1395. .machine_check = machine_check_4xx,
  1396. .platform = "ppc405",
  1397. },
  1398. { /* 405EX Rev. D without Security */
  1399. .pvr_mask = 0xffff000f,
  1400. .pvr_value = 0x12910003,
  1401. .cpu_name = "405EX Rev. D",
  1402. .cpu_features = CPU_FTRS_40X,
  1403. .cpu_user_features = PPC_FEATURE_32 |
  1404. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1405. .mmu_features = MMU_FTR_TYPE_40x,
  1406. .icache_bsize = 32,
  1407. .dcache_bsize = 32,
  1408. .machine_check = machine_check_4xx,
  1409. .platform = "ppc405",
  1410. },
  1411. { /* 405EX Rev. D with Security */
  1412. .pvr_mask = 0xffff000f,
  1413. .pvr_value = 0x12910005,
  1414. .cpu_name = "405EX Rev. D",
  1415. .cpu_features = CPU_FTRS_40X,
  1416. .cpu_user_features = PPC_FEATURE_32 |
  1417. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1418. .mmu_features = MMU_FTR_TYPE_40x,
  1419. .icache_bsize = 32,
  1420. .dcache_bsize = 32,
  1421. .machine_check = machine_check_4xx,
  1422. .platform = "ppc405",
  1423. },
  1424. { /* 405EXr Rev. A/B without Security */
  1425. .pvr_mask = 0xffff000f,
  1426. .pvr_value = 0x12910001,
  1427. .cpu_name = "405EXr Rev. A/B",
  1428. .cpu_features = CPU_FTRS_40X,
  1429. .cpu_user_features = PPC_FEATURE_32 |
  1430. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1431. .mmu_features = MMU_FTR_TYPE_40x,
  1432. .icache_bsize = 32,
  1433. .dcache_bsize = 32,
  1434. .machine_check = machine_check_4xx,
  1435. .platform = "ppc405",
  1436. },
  1437. { /* 405EXr Rev. C without Security */
  1438. .pvr_mask = 0xffff000f,
  1439. .pvr_value = 0x12910009,
  1440. .cpu_name = "405EXr Rev. C",
  1441. .cpu_features = CPU_FTRS_40X,
  1442. .cpu_user_features = PPC_FEATURE_32 |
  1443. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1444. .mmu_features = MMU_FTR_TYPE_40x,
  1445. .icache_bsize = 32,
  1446. .dcache_bsize = 32,
  1447. .machine_check = machine_check_4xx,
  1448. .platform = "ppc405",
  1449. },
  1450. { /* 405EXr Rev. C with Security */
  1451. .pvr_mask = 0xffff000f,
  1452. .pvr_value = 0x1291000b,
  1453. .cpu_name = "405EXr Rev. C",
  1454. .cpu_features = CPU_FTRS_40X,
  1455. .cpu_user_features = PPC_FEATURE_32 |
  1456. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1457. .mmu_features = MMU_FTR_TYPE_40x,
  1458. .icache_bsize = 32,
  1459. .dcache_bsize = 32,
  1460. .machine_check = machine_check_4xx,
  1461. .platform = "ppc405",
  1462. },
  1463. { /* 405EXr Rev. D without Security */
  1464. .pvr_mask = 0xffff000f,
  1465. .pvr_value = 0x12910000,
  1466. .cpu_name = "405EXr Rev. D",
  1467. .cpu_features = CPU_FTRS_40X,
  1468. .cpu_user_features = PPC_FEATURE_32 |
  1469. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1470. .mmu_features = MMU_FTR_TYPE_40x,
  1471. .icache_bsize = 32,
  1472. .dcache_bsize = 32,
  1473. .machine_check = machine_check_4xx,
  1474. .platform = "ppc405",
  1475. },
  1476. { /* 405EXr Rev. D with Security */
  1477. .pvr_mask = 0xffff000f,
  1478. .pvr_value = 0x12910002,
  1479. .cpu_name = "405EXr Rev. D",
  1480. .cpu_features = CPU_FTRS_40X,
  1481. .cpu_user_features = PPC_FEATURE_32 |
  1482. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1483. .mmu_features = MMU_FTR_TYPE_40x,
  1484. .icache_bsize = 32,
  1485. .dcache_bsize = 32,
  1486. .machine_check = machine_check_4xx,
  1487. .platform = "ppc405",
  1488. },
  1489. {
  1490. /* 405EZ */
  1491. .pvr_mask = 0xffff0000,
  1492. .pvr_value = 0x41510000,
  1493. .cpu_name = "405EZ",
  1494. .cpu_features = CPU_FTRS_40X,
  1495. .cpu_user_features = PPC_FEATURE_32 |
  1496. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1497. .mmu_features = MMU_FTR_TYPE_40x,
  1498. .icache_bsize = 32,
  1499. .dcache_bsize = 32,
  1500. .machine_check = machine_check_4xx,
  1501. .platform = "ppc405",
  1502. },
  1503. { /* default match */
  1504. .pvr_mask = 0x00000000,
  1505. .pvr_value = 0x00000000,
  1506. .cpu_name = "(generic 40x PPC)",
  1507. .cpu_features = CPU_FTRS_40X,
  1508. .cpu_user_features = PPC_FEATURE_32 |
  1509. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1510. .mmu_features = MMU_FTR_TYPE_40x,
  1511. .icache_bsize = 32,
  1512. .dcache_bsize = 32,
  1513. .machine_check = machine_check_4xx,
  1514. .platform = "ppc405",
  1515. }
  1516. #endif /* CONFIG_40x */
  1517. #ifdef CONFIG_44x
  1518. {
  1519. .pvr_mask = 0xf0000fff,
  1520. .pvr_value = 0x40000850,
  1521. .cpu_name = "440GR Rev. A",
  1522. .cpu_features = CPU_FTRS_44X,
  1523. .cpu_user_features = COMMON_USER_BOOKE,
  1524. .mmu_features = MMU_FTR_TYPE_44x,
  1525. .icache_bsize = 32,
  1526. .dcache_bsize = 32,
  1527. .machine_check = machine_check_4xx,
  1528. .platform = "ppc440",
  1529. },
  1530. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1531. .pvr_mask = 0xf0000fff,
  1532. .pvr_value = 0x40000858,
  1533. .cpu_name = "440EP Rev. A",
  1534. .cpu_features = CPU_FTRS_44X,
  1535. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1536. .mmu_features = MMU_FTR_TYPE_44x,
  1537. .icache_bsize = 32,
  1538. .dcache_bsize = 32,
  1539. .cpu_setup = __setup_cpu_440ep,
  1540. .machine_check = machine_check_4xx,
  1541. .platform = "ppc440",
  1542. },
  1543. {
  1544. .pvr_mask = 0xf0000fff,
  1545. .pvr_value = 0x400008d3,
  1546. .cpu_name = "440GR Rev. B",
  1547. .cpu_features = CPU_FTRS_44X,
  1548. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1549. .mmu_features = MMU_FTR_TYPE_44x,
  1550. .icache_bsize = 32,
  1551. .dcache_bsize = 32,
  1552. .machine_check = machine_check_4xx,
  1553. .platform = "ppc440",
  1554. },
  1555. { /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1556. .pvr_mask = 0xf0000ff7,
  1557. .pvr_value = 0x400008d4,
  1558. .cpu_name = "440EP Rev. C",
  1559. .cpu_features = CPU_FTRS_44X,
  1560. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1561. .mmu_features = MMU_FTR_TYPE_44x,
  1562. .icache_bsize = 32,
  1563. .dcache_bsize = 32,
  1564. .cpu_setup = __setup_cpu_440ep,
  1565. .machine_check = machine_check_4xx,
  1566. .platform = "ppc440",
  1567. },
  1568. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1569. .pvr_mask = 0xf0000fff,
  1570. .pvr_value = 0x400008db,
  1571. .cpu_name = "440EP Rev. B",
  1572. .cpu_features = CPU_FTRS_44X,
  1573. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1574. .mmu_features = MMU_FTR_TYPE_44x,
  1575. .icache_bsize = 32,
  1576. .dcache_bsize = 32,
  1577. .cpu_setup = __setup_cpu_440ep,
  1578. .machine_check = machine_check_4xx,
  1579. .platform = "ppc440",
  1580. },
  1581. { /* 440GRX */
  1582. .pvr_mask = 0xf0000ffb,
  1583. .pvr_value = 0x200008D0,
  1584. .cpu_name = "440GRX",
  1585. .cpu_features = CPU_FTRS_44X,
  1586. .cpu_user_features = COMMON_USER_BOOKE,
  1587. .mmu_features = MMU_FTR_TYPE_44x,
  1588. .icache_bsize = 32,
  1589. .dcache_bsize = 32,
  1590. .cpu_setup = __setup_cpu_440grx,
  1591. .machine_check = machine_check_440A,
  1592. .platform = "ppc440",
  1593. },
  1594. { /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
  1595. .pvr_mask = 0xf0000ffb,
  1596. .pvr_value = 0x200008D8,
  1597. .cpu_name = "440EPX",
  1598. .cpu_features = CPU_FTRS_44X,
  1599. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1600. .mmu_features = MMU_FTR_TYPE_44x,
  1601. .icache_bsize = 32,
  1602. .dcache_bsize = 32,
  1603. .cpu_setup = __setup_cpu_440epx,
  1604. .machine_check = machine_check_440A,
  1605. .platform = "ppc440",
  1606. },
  1607. { /* 440GP Rev. B */
  1608. .pvr_mask = 0xf0000fff,
  1609. .pvr_value = 0x40000440,
  1610. .cpu_name = "440GP Rev. B",
  1611. .cpu_features = CPU_FTRS_44X,
  1612. .cpu_user_features = COMMON_USER_BOOKE,
  1613. .mmu_features = MMU_FTR_TYPE_44x,
  1614. .icache_bsize = 32,
  1615. .dcache_bsize = 32,
  1616. .machine_check = machine_check_4xx,
  1617. .platform = "ppc440gp",
  1618. },
  1619. { /* 440GP Rev. C */
  1620. .pvr_mask = 0xf0000fff,
  1621. .pvr_value = 0x40000481,
  1622. .cpu_name = "440GP Rev. C",
  1623. .cpu_features = CPU_FTRS_44X,
  1624. .cpu_user_features = COMMON_USER_BOOKE,
  1625. .mmu_features = MMU_FTR_TYPE_44x,
  1626. .icache_bsize = 32,
  1627. .dcache_bsize = 32,
  1628. .machine_check = machine_check_4xx,
  1629. .platform = "ppc440gp",
  1630. },
  1631. { /* 440GX Rev. A */
  1632. .pvr_mask = 0xf0000fff,
  1633. .pvr_value = 0x50000850,
  1634. .cpu_name = "440GX Rev. A",
  1635. .cpu_features = CPU_FTRS_44X,
  1636. .cpu_user_features = COMMON_USER_BOOKE,
  1637. .mmu_features = MMU_FTR_TYPE_44x,
  1638. .icache_bsize = 32,
  1639. .dcache_bsize = 32,
  1640. .cpu_setup = __setup_cpu_440gx,
  1641. .machine_check = machine_check_440A,
  1642. .platform = "ppc440",
  1643. },
  1644. { /* 440GX Rev. B */
  1645. .pvr_mask = 0xf0000fff,
  1646. .pvr_value = 0x50000851,
  1647. .cpu_name = "440GX Rev. B",
  1648. .cpu_features = CPU_FTRS_44X,
  1649. .cpu_user_features = COMMON_USER_BOOKE,
  1650. .mmu_features = MMU_FTR_TYPE_44x,
  1651. .icache_bsize = 32,
  1652. .dcache_bsize = 32,
  1653. .cpu_setup = __setup_cpu_440gx,
  1654. .machine_check = machine_check_440A,
  1655. .platform = "ppc440",
  1656. },
  1657. { /* 440GX Rev. C */
  1658. .pvr_mask = 0xf0000fff,
  1659. .pvr_value = 0x50000892,
  1660. .cpu_name = "440GX Rev. C",
  1661. .cpu_features = CPU_FTRS_44X,
  1662. .cpu_user_features = COMMON_USER_BOOKE,
  1663. .mmu_features = MMU_FTR_TYPE_44x,
  1664. .icache_bsize = 32,
  1665. .dcache_bsize = 32,
  1666. .cpu_setup = __setup_cpu_440gx,
  1667. .machine_check = machine_check_440A,
  1668. .platform = "ppc440",
  1669. },
  1670. { /* 440GX Rev. F */
  1671. .pvr_mask = 0xf0000fff,
  1672. .pvr_value = 0x50000894,
  1673. .cpu_name = "440GX Rev. F",
  1674. .cpu_features = CPU_FTRS_44X,
  1675. .cpu_user_features = COMMON_USER_BOOKE,
  1676. .mmu_features = MMU_FTR_TYPE_44x,
  1677. .icache_bsize = 32,
  1678. .dcache_bsize = 32,
  1679. .cpu_setup = __setup_cpu_440gx,
  1680. .machine_check = machine_check_440A,
  1681. .platform = "ppc440",
  1682. },
  1683. { /* 440SP Rev. A */
  1684. .pvr_mask = 0xfff00fff,
  1685. .pvr_value = 0x53200891,
  1686. .cpu_name = "440SP Rev. A",
  1687. .cpu_features = CPU_FTRS_44X,
  1688. .cpu_user_features = COMMON_USER_BOOKE,
  1689. .mmu_features = MMU_FTR_TYPE_44x,
  1690. .icache_bsize = 32,
  1691. .dcache_bsize = 32,
  1692. .machine_check = machine_check_4xx,
  1693. .platform = "ppc440",
  1694. },
  1695. { /* 440SPe Rev. A */
  1696. .pvr_mask = 0xfff00fff,
  1697. .pvr_value = 0x53400890,
  1698. .cpu_name = "440SPe Rev. A",
  1699. .cpu_features = CPU_FTRS_44X,
  1700. .cpu_user_features = COMMON_USER_BOOKE,
  1701. .mmu_features = MMU_FTR_TYPE_44x,
  1702. .icache_bsize = 32,
  1703. .dcache_bsize = 32,
  1704. .cpu_setup = __setup_cpu_440spe,
  1705. .machine_check = machine_check_440A,
  1706. .platform = "ppc440",
  1707. },
  1708. { /* 440SPe Rev. B */
  1709. .pvr_mask = 0xfff00fff,
  1710. .pvr_value = 0x53400891,
  1711. .cpu_name = "440SPe Rev. B",
  1712. .cpu_features = CPU_FTRS_44X,
  1713. .cpu_user_features = COMMON_USER_BOOKE,
  1714. .mmu_features = MMU_FTR_TYPE_44x,
  1715. .icache_bsize = 32,
  1716. .dcache_bsize = 32,
  1717. .cpu_setup = __setup_cpu_440spe,
  1718. .machine_check = machine_check_440A,
  1719. .platform = "ppc440",
  1720. },
  1721. { /* 440 in Xilinx Virtex-5 FXT */
  1722. .pvr_mask = 0xfffffff0,
  1723. .pvr_value = 0x7ff21910,
  1724. .cpu_name = "440 in Virtex-5 FXT",
  1725. .cpu_features = CPU_FTRS_44X,
  1726. .cpu_user_features = COMMON_USER_BOOKE,
  1727. .mmu_features = MMU_FTR_TYPE_44x,
  1728. .icache_bsize = 32,
  1729. .dcache_bsize = 32,
  1730. .cpu_setup = __setup_cpu_440x5,
  1731. .machine_check = machine_check_440A,
  1732. .platform = "ppc440",
  1733. },
  1734. { /* 460EX */
  1735. .pvr_mask = 0xffff0006,
  1736. .pvr_value = 0x13020002,
  1737. .cpu_name = "460EX",
  1738. .cpu_features = CPU_FTRS_440x6,
  1739. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1740. .mmu_features = MMU_FTR_TYPE_44x,
  1741. .icache_bsize = 32,
  1742. .dcache_bsize = 32,
  1743. .cpu_setup = __setup_cpu_460ex,
  1744. .machine_check = machine_check_440A,
  1745. .platform = "ppc440",
  1746. },
  1747. { /* 460EX Rev B */
  1748. .pvr_mask = 0xffff0007,
  1749. .pvr_value = 0x13020004,
  1750. .cpu_name = "460EX Rev. B",
  1751. .cpu_features = CPU_FTRS_440x6,
  1752. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1753. .mmu_features = MMU_FTR_TYPE_44x,
  1754. .icache_bsize = 32,
  1755. .dcache_bsize = 32,
  1756. .cpu_setup = __setup_cpu_460ex,
  1757. .machine_check = machine_check_440A,
  1758. .platform = "ppc440",
  1759. },
  1760. { /* 460GT */
  1761. .pvr_mask = 0xffff0006,
  1762. .pvr_value = 0x13020000,
  1763. .cpu_name = "460GT",
  1764. .cpu_features = CPU_FTRS_440x6,
  1765. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1766. .mmu_features = MMU_FTR_TYPE_44x,
  1767. .icache_bsize = 32,
  1768. .dcache_bsize = 32,
  1769. .cpu_setup = __setup_cpu_460gt,
  1770. .machine_check = machine_check_440A,
  1771. .platform = "ppc440",
  1772. },
  1773. { /* 460GT Rev B */
  1774. .pvr_mask = 0xffff0007,
  1775. .pvr_value = 0x13020005,
  1776. .cpu_name = "460GT Rev. B",
  1777. .cpu_features = CPU_FTRS_440x6,
  1778. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1779. .mmu_features = MMU_FTR_TYPE_44x,
  1780. .icache_bsize = 32,
  1781. .dcache_bsize = 32,
  1782. .cpu_setup = __setup_cpu_460gt,
  1783. .machine_check = machine_check_440A,
  1784. .platform = "ppc440",
  1785. },
  1786. { /* 460SX */
  1787. .pvr_mask = 0xffffff00,
  1788. .pvr_value = 0x13541800,
  1789. .cpu_name = "460SX",
  1790. .cpu_features = CPU_FTRS_44X,
  1791. .cpu_user_features = COMMON_USER_BOOKE,
  1792. .mmu_features = MMU_FTR_TYPE_44x,
  1793. .icache_bsize = 32,
  1794. .dcache_bsize = 32,
  1795. .cpu_setup = __setup_cpu_460sx,
  1796. .machine_check = machine_check_440A,
  1797. .platform = "ppc440",
  1798. },
  1799. { /* 476 core */
  1800. .pvr_mask = 0xffff0000,
  1801. .pvr_value = 0x11a50000,
  1802. .cpu_name = "476",
  1803. .cpu_features = CPU_FTRS_47X,
  1804. .cpu_user_features = COMMON_USER_BOOKE |
  1805. PPC_FEATURE_HAS_FPU,
  1806. .mmu_features = MMU_FTR_TYPE_47x |
  1807. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1808. .icache_bsize = 32,
  1809. .dcache_bsize = 128,
  1810. .machine_check = machine_check_47x,
  1811. .platform = "ppc470",
  1812. },
  1813. { /* 476 iss */
  1814. .pvr_mask = 0xffff0000,
  1815. .pvr_value = 0x00050000,
  1816. .cpu_name = "476",
  1817. .cpu_features = CPU_FTRS_47X,
  1818. .cpu_user_features = COMMON_USER_BOOKE |
  1819. PPC_FEATURE_HAS_FPU,
  1820. .mmu_features = MMU_FTR_TYPE_47x |
  1821. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1822. .icache_bsize = 32,
  1823. .dcache_bsize = 128,
  1824. .machine_check = machine_check_47x,
  1825. .platform = "ppc470",
  1826. },
  1827. { /* default match */
  1828. .pvr_mask = 0x00000000,
  1829. .pvr_value = 0x00000000,
  1830. .cpu_name = "(generic 44x PPC)",
  1831. .cpu_features = CPU_FTRS_44X,
  1832. .cpu_user_features = COMMON_USER_BOOKE,
  1833. .mmu_features = MMU_FTR_TYPE_44x,
  1834. .icache_bsize = 32,
  1835. .dcache_bsize = 32,
  1836. .machine_check = machine_check_4xx,
  1837. .platform = "ppc440",
  1838. }
  1839. #endif /* CONFIG_44x */
  1840. #ifdef CONFIG_E200
  1841. { /* e200z5 */
  1842. .pvr_mask = 0xfff00000,
  1843. .pvr_value = 0x81000000,
  1844. .cpu_name = "e200z5",
  1845. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1846. .cpu_features = CPU_FTRS_E200,
  1847. .cpu_user_features = COMMON_USER_BOOKE |
  1848. PPC_FEATURE_HAS_EFP_SINGLE |
  1849. PPC_FEATURE_UNIFIED_CACHE,
  1850. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1851. .dcache_bsize = 32,
  1852. .machine_check = machine_check_e200,
  1853. .platform = "ppc5554",
  1854. },
  1855. { /* e200z6 */
  1856. .pvr_mask = 0xfff00000,
  1857. .pvr_value = 0x81100000,
  1858. .cpu_name = "e200z6",
  1859. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1860. .cpu_features = CPU_FTRS_E200,
  1861. .cpu_user_features = COMMON_USER_BOOKE |
  1862. PPC_FEATURE_HAS_SPE_COMP |
  1863. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1864. PPC_FEATURE_UNIFIED_CACHE,
  1865. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1866. .dcache_bsize = 32,
  1867. .machine_check = machine_check_e200,
  1868. .platform = "ppc5554",
  1869. },
  1870. { /* default match */
  1871. .pvr_mask = 0x00000000,
  1872. .pvr_value = 0x00000000,
  1873. .cpu_name = "(generic E200 PPC)",
  1874. .cpu_features = CPU_FTRS_E200,
  1875. .cpu_user_features = COMMON_USER_BOOKE |
  1876. PPC_FEATURE_HAS_EFP_SINGLE |
  1877. PPC_FEATURE_UNIFIED_CACHE,
  1878. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1879. .dcache_bsize = 32,
  1880. .cpu_setup = __setup_cpu_e200,
  1881. .machine_check = machine_check_e200,
  1882. .platform = "ppc5554",
  1883. }
  1884. #endif /* CONFIG_E200 */
  1885. #ifdef CONFIG_E500
  1886. { /* e500 */
  1887. .pvr_mask = 0xffff0000,
  1888. .pvr_value = 0x80200000,
  1889. .cpu_name = "e500",
  1890. .cpu_features = CPU_FTRS_E500,
  1891. .cpu_user_features = COMMON_USER_BOOKE |
  1892. PPC_FEATURE_HAS_SPE_COMP |
  1893. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  1894. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1895. .icache_bsize = 32,
  1896. .dcache_bsize = 32,
  1897. .num_pmcs = 4,
  1898. .oprofile_cpu_type = "ppc/e500",
  1899. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1900. .cpu_setup = __setup_cpu_e500v1,
  1901. .machine_check = machine_check_e500,
  1902. .platform = "ppc8540",
  1903. },
  1904. { /* e500v2 */
  1905. .pvr_mask = 0xffff0000,
  1906. .pvr_value = 0x80210000,
  1907. .cpu_name = "e500v2",
  1908. .cpu_features = CPU_FTRS_E500_2,
  1909. .cpu_user_features = COMMON_USER_BOOKE |
  1910. PPC_FEATURE_HAS_SPE_COMP |
  1911. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1912. PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
  1913. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS,
  1914. .icache_bsize = 32,
  1915. .dcache_bsize = 32,
  1916. .num_pmcs = 4,
  1917. .oprofile_cpu_type = "ppc/e500",
  1918. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1919. .cpu_setup = __setup_cpu_e500v2,
  1920. .machine_check = machine_check_e500,
  1921. .platform = "ppc8548",
  1922. },
  1923. { /* e500mc */
  1924. .pvr_mask = 0xffff0000,
  1925. .pvr_value = 0x80230000,
  1926. .cpu_name = "e500mc",
  1927. .cpu_features = CPU_FTRS_E500MC,
  1928. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1929. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  1930. MMU_FTR_USE_TLBILX,
  1931. .icache_bsize = 64,
  1932. .dcache_bsize = 64,
  1933. .num_pmcs = 4,
  1934. .oprofile_cpu_type = "ppc/e500mc",
  1935. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1936. .cpu_setup = __setup_cpu_e500mc,
  1937. .machine_check = machine_check_e500mc,
  1938. .platform = "ppce500mc",
  1939. },
  1940. { /* default match */
  1941. .pvr_mask = 0x00000000,
  1942. .pvr_value = 0x00000000,
  1943. .cpu_name = "(generic E500 PPC)",
  1944. .cpu_features = CPU_FTRS_E500,
  1945. .cpu_user_features = COMMON_USER_BOOKE |
  1946. PPC_FEATURE_HAS_SPE_COMP |
  1947. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  1948. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1949. .icache_bsize = 32,
  1950. .dcache_bsize = 32,
  1951. .machine_check = machine_check_e500,
  1952. .platform = "powerpc",
  1953. }
  1954. #endif /* CONFIG_E500 */
  1955. #endif /* CONFIG_PPC32 */
  1956. #ifdef CONFIG_PPC_BOOK3E_64
  1957. { /* This is a default entry to get going, to be replaced by
  1958. * a real one at some stage
  1959. */
  1960. #define CPU_FTRS_BASE_BOOK3E (CPU_FTR_USE_TB | \
  1961. CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_SMT | \
  1962. CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
  1963. .pvr_mask = 0x00000000,
  1964. .pvr_value = 0x00000000,
  1965. .cpu_name = "Book3E",
  1966. .cpu_features = CPU_FTRS_BASE_BOOK3E,
  1967. .cpu_user_features = COMMON_USER_PPC64,
  1968. .mmu_features = MMU_FTR_TYPE_3E | MMU_FTR_USE_TLBILX |
  1969. MMU_FTR_USE_TLBIVAX_BCAST |
  1970. MMU_FTR_LOCK_BCAST_INVAL,
  1971. .icache_bsize = 64,
  1972. .dcache_bsize = 64,
  1973. .num_pmcs = 0,
  1974. .machine_check = machine_check_generic,
  1975. .platform = "power6",
  1976. },
  1977. #endif
  1978. };
  1979. static struct cpu_spec the_cpu_spec;
  1980. static void __init setup_cpu_spec(unsigned long offset, struct cpu_spec *s)
  1981. {
  1982. struct cpu_spec *t = &the_cpu_spec;
  1983. struct cpu_spec old;
  1984. t = PTRRELOC(t);
  1985. old = *t;
  1986. /* Copy everything, then do fixups */
  1987. *t = *s;
  1988. /*
  1989. * If we are overriding a previous value derived from the real
  1990. * PVR with a new value obtained using a logical PVR value,
  1991. * don't modify the performance monitor fields.
  1992. */
  1993. if (old.num_pmcs && !s->num_pmcs) {
  1994. t->num_pmcs = old.num_pmcs;
  1995. t->pmc_type = old.pmc_type;
  1996. t->oprofile_type = old.oprofile_type;
  1997. t->oprofile_mmcra_sihv = old.oprofile_mmcra_sihv;
  1998. t->oprofile_mmcra_sipr = old.oprofile_mmcra_sipr;
  1999. t->oprofile_mmcra_clear = old.oprofile_mmcra_clear;
  2000. /*
  2001. * If we have passed through this logic once before and
  2002. * have pulled the default case because the real PVR was
  2003. * not found inside cpu_specs[], then we are possibly
  2004. * running in compatibility mode. In that case, let the
  2005. * oprofiler know which set of compatibility counters to
  2006. * pull from by making sure the oprofile_cpu_type string
  2007. * is set to that of compatibility mode. If the
  2008. * oprofile_cpu_type already has a value, then we are
  2009. * possibly overriding a real PVR with a logical one,
  2010. * and, in that case, keep the current value for
  2011. * oprofile_cpu_type.
  2012. */
  2013. if (old.oprofile_cpu_type != NULL) {
  2014. t->oprofile_cpu_type = old.oprofile_cpu_type;
  2015. t->oprofile_type = old.oprofile_type;
  2016. }
  2017. }
  2018. *PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
  2019. /*
  2020. * Set the base platform string once; assumes
  2021. * we're called with real pvr first.
  2022. */
  2023. if (*PTRRELOC(&powerpc_base_platform) == NULL)
  2024. *PTRRELOC(&powerpc_base_platform) = t->platform;
  2025. #if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
  2026. /* ppc64 and booke expect identify_cpu to also call setup_cpu for
  2027. * that processor. I will consolidate that at a later time, for now,
  2028. * just use #ifdef. We also don't need to PTRRELOC the function
  2029. * pointer on ppc64 and booke as we are running at 0 in real mode
  2030. * on ppc64 and reloc_offset is always 0 on booke.
  2031. */
  2032. if (s->cpu_setup) {
  2033. s->cpu_setup(offset, s);
  2034. }
  2035. #endif /* CONFIG_PPC64 || CONFIG_BOOKE */
  2036. }
  2037. struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
  2038. {
  2039. struct cpu_spec *s = cpu_specs;
  2040. int i;
  2041. s = PTRRELOC(s);
  2042. for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
  2043. if ((pvr & s->pvr_mask) == s->pvr_value) {
  2044. setup_cpu_spec(offset, s);
  2045. return s;
  2046. }
  2047. }
  2048. BUG();
  2049. return NULL;
  2050. }