display.h 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580
  1. /*
  2. * linux/include/asm-arm/arch-omap/display.h
  3. *
  4. * Copyright (C) 2008 Nokia Corporation
  5. * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __ASM_ARCH_OMAP_DISPLAY_H
  20. #define __ASM_ARCH_OMAP_DISPLAY_H
  21. #include <linux/list.h>
  22. #include <linux/kobject.h>
  23. #include <linux/device.h>
  24. #include <linux/platform_device.h>
  25. #include <asm/atomic.h>
  26. #define DISPC_IRQ_FRAMEDONE (1 << 0)
  27. #define DISPC_IRQ_VSYNC (1 << 1)
  28. #define DISPC_IRQ_EVSYNC_EVEN (1 << 2)
  29. #define DISPC_IRQ_EVSYNC_ODD (1 << 3)
  30. #define DISPC_IRQ_ACBIAS_COUNT_STAT (1 << 4)
  31. #define DISPC_IRQ_PROG_LINE_NUM (1 << 5)
  32. #define DISPC_IRQ_GFX_FIFO_UNDERFLOW (1 << 6)
  33. #define DISPC_IRQ_GFX_END_WIN (1 << 7)
  34. #define DISPC_IRQ_PAL_GAMMA_MASK (1 << 8)
  35. #define DISPC_IRQ_OCP_ERR (1 << 9)
  36. #define DISPC_IRQ_VID1_FIFO_UNDERFLOW (1 << 10)
  37. #define DISPC_IRQ_VID1_END_WIN (1 << 11)
  38. #define DISPC_IRQ_VID2_FIFO_UNDERFLOW (1 << 12)
  39. #define DISPC_IRQ_VID2_END_WIN (1 << 13)
  40. #define DISPC_IRQ_SYNC_LOST (1 << 14)
  41. #define DISPC_IRQ_SYNC_LOST_DIGIT (1 << 15)
  42. #define DISPC_IRQ_WAKEUP (1 << 16)
  43. #define DISPC_IRQ_SYNC_LOST2 (1 << 17)
  44. #define DISPC_IRQ_VSYNC2 (1 << 18)
  45. #define DISPC_IRQ_ACBIAS_COUNT_STAT2 (1 << 21)
  46. #define DISPC_IRQ_FRAMEDONE2 (1 << 22)
  47. struct omap_dss_device;
  48. struct omap_overlay_manager;
  49. enum omap_display_type {
  50. OMAP_DISPLAY_TYPE_NONE = 0,
  51. OMAP_DISPLAY_TYPE_DPI = 1 << 0,
  52. OMAP_DISPLAY_TYPE_DBI = 1 << 1,
  53. OMAP_DISPLAY_TYPE_SDI = 1 << 2,
  54. OMAP_DISPLAY_TYPE_DSI = 1 << 3,
  55. OMAP_DISPLAY_TYPE_VENC = 1 << 4,
  56. };
  57. enum omap_plane {
  58. OMAP_DSS_GFX = 0,
  59. OMAP_DSS_VIDEO1 = 1,
  60. OMAP_DSS_VIDEO2 = 2
  61. };
  62. enum omap_channel {
  63. OMAP_DSS_CHANNEL_LCD = 0,
  64. OMAP_DSS_CHANNEL_DIGIT = 1,
  65. OMAP_DSS_CHANNEL_LCD2 = 2,
  66. };
  67. enum omap_color_mode {
  68. OMAP_DSS_COLOR_CLUT1 = 1 << 0, /* BITMAP 1 */
  69. OMAP_DSS_COLOR_CLUT2 = 1 << 1, /* BITMAP 2 */
  70. OMAP_DSS_COLOR_CLUT4 = 1 << 2, /* BITMAP 4 */
  71. OMAP_DSS_COLOR_CLUT8 = 1 << 3, /* BITMAP 8 */
  72. OMAP_DSS_COLOR_RGB12U = 1 << 4, /* RGB12, 16-bit container */
  73. OMAP_DSS_COLOR_ARGB16 = 1 << 5, /* ARGB16 */
  74. OMAP_DSS_COLOR_RGB16 = 1 << 6, /* RGB16 */
  75. OMAP_DSS_COLOR_RGB24U = 1 << 7, /* RGB24, 32-bit container */
  76. OMAP_DSS_COLOR_RGB24P = 1 << 8, /* RGB24, 24-bit container */
  77. OMAP_DSS_COLOR_YUV2 = 1 << 9, /* YUV2 4:2:2 co-sited */
  78. OMAP_DSS_COLOR_UYVY = 1 << 10, /* UYVY 4:2:2 co-sited */
  79. OMAP_DSS_COLOR_ARGB32 = 1 << 11, /* ARGB32 */
  80. OMAP_DSS_COLOR_RGBA32 = 1 << 12, /* RGBA32 */
  81. OMAP_DSS_COLOR_RGBX32 = 1 << 13, /* RGBx32 */
  82. };
  83. enum omap_lcd_display_type {
  84. OMAP_DSS_LCD_DISPLAY_STN,
  85. OMAP_DSS_LCD_DISPLAY_TFT,
  86. };
  87. enum omap_dss_load_mode {
  88. OMAP_DSS_LOAD_CLUT_AND_FRAME = 0,
  89. OMAP_DSS_LOAD_CLUT_ONLY = 1,
  90. OMAP_DSS_LOAD_FRAME_ONLY = 2,
  91. OMAP_DSS_LOAD_CLUT_ONCE_FRAME = 3,
  92. };
  93. enum omap_dss_trans_key_type {
  94. OMAP_DSS_COLOR_KEY_GFX_DST = 0,
  95. OMAP_DSS_COLOR_KEY_VID_SRC = 1,
  96. };
  97. enum omap_rfbi_te_mode {
  98. OMAP_DSS_RFBI_TE_MODE_1 = 1,
  99. OMAP_DSS_RFBI_TE_MODE_2 = 2,
  100. };
  101. enum omap_panel_config {
  102. OMAP_DSS_LCD_IVS = 1<<0,
  103. OMAP_DSS_LCD_IHS = 1<<1,
  104. OMAP_DSS_LCD_IPC = 1<<2,
  105. OMAP_DSS_LCD_IEO = 1<<3,
  106. OMAP_DSS_LCD_RF = 1<<4,
  107. OMAP_DSS_LCD_ONOFF = 1<<5,
  108. OMAP_DSS_LCD_TFT = 1<<20,
  109. };
  110. enum omap_dss_venc_type {
  111. OMAP_DSS_VENC_TYPE_COMPOSITE,
  112. OMAP_DSS_VENC_TYPE_SVIDEO,
  113. };
  114. enum omap_display_caps {
  115. OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE = 1 << 0,
  116. OMAP_DSS_DISPLAY_CAP_TEAR_ELIM = 1 << 1,
  117. };
  118. enum omap_dss_update_mode {
  119. OMAP_DSS_UPDATE_DISABLED = 0,
  120. OMAP_DSS_UPDATE_AUTO,
  121. OMAP_DSS_UPDATE_MANUAL,
  122. };
  123. enum omap_dss_display_state {
  124. OMAP_DSS_DISPLAY_DISABLED = 0,
  125. OMAP_DSS_DISPLAY_ACTIVE,
  126. OMAP_DSS_DISPLAY_SUSPENDED,
  127. };
  128. /* XXX perhaps this should be removed */
  129. enum omap_dss_overlay_managers {
  130. OMAP_DSS_OVL_MGR_LCD,
  131. OMAP_DSS_OVL_MGR_TV,
  132. OMAP_DSS_OVL_MGR_LCD2,
  133. };
  134. enum omap_dss_rotation_type {
  135. OMAP_DSS_ROT_DMA = 0,
  136. OMAP_DSS_ROT_VRFB = 1,
  137. };
  138. /* clockwise rotation angle */
  139. enum omap_dss_rotation_angle {
  140. OMAP_DSS_ROT_0 = 0,
  141. OMAP_DSS_ROT_90 = 1,
  142. OMAP_DSS_ROT_180 = 2,
  143. OMAP_DSS_ROT_270 = 3,
  144. };
  145. enum omap_overlay_caps {
  146. OMAP_DSS_OVL_CAP_SCALE = 1 << 0,
  147. OMAP_DSS_OVL_CAP_DISPC = 1 << 1,
  148. };
  149. enum omap_overlay_manager_caps {
  150. OMAP_DSS_OVL_MGR_CAP_DISPC = 1 << 0,
  151. };
  152. /* RFBI */
  153. struct rfbi_timings {
  154. int cs_on_time;
  155. int cs_off_time;
  156. int we_on_time;
  157. int we_off_time;
  158. int re_on_time;
  159. int re_off_time;
  160. int we_cycle_time;
  161. int re_cycle_time;
  162. int cs_pulse_width;
  163. int access_time;
  164. int clk_div;
  165. u32 tim[5]; /* set by rfbi_convert_timings() */
  166. int converted;
  167. };
  168. void omap_rfbi_write_command(const void *buf, u32 len);
  169. void omap_rfbi_read_data(void *buf, u32 len);
  170. void omap_rfbi_write_data(const void *buf, u32 len);
  171. void omap_rfbi_write_pixels(const void __iomem *buf, int scr_width,
  172. u16 x, u16 y,
  173. u16 w, u16 h);
  174. int omap_rfbi_enable_te(bool enable, unsigned line);
  175. int omap_rfbi_setup_te(enum omap_rfbi_te_mode mode,
  176. unsigned hs_pulse_time, unsigned vs_pulse_time,
  177. int hs_pol_inv, int vs_pol_inv, int extif_div);
  178. /* DSI */
  179. void dsi_bus_lock(void);
  180. void dsi_bus_unlock(void);
  181. int dsi_vc_dcs_write(int channel, u8 *data, int len);
  182. int dsi_vc_dcs_write_0(int channel, u8 dcs_cmd);
  183. int dsi_vc_dcs_write_1(int channel, u8 dcs_cmd, u8 param);
  184. int dsi_vc_dcs_write_nosync(int channel, u8 *data, int len);
  185. int dsi_vc_dcs_read(int channel, u8 dcs_cmd, u8 *buf, int buflen);
  186. int dsi_vc_dcs_read_1(int channel, u8 dcs_cmd, u8 *data);
  187. int dsi_vc_dcs_read_2(int channel, u8 dcs_cmd, u8 *data1, u8 *data2);
  188. int dsi_vc_set_max_rx_packet_size(int channel, u16 len);
  189. int dsi_vc_send_null(int channel);
  190. int dsi_vc_send_bta_sync(int channel);
  191. /* Board specific data */
  192. struct omap_dss_board_info {
  193. int (*get_last_off_on_transaction_id)(struct device *dev);
  194. int num_devices;
  195. struct omap_dss_device **devices;
  196. struct omap_dss_device *default_device;
  197. };
  198. #if defined(CONFIG_OMAP2_DSS_MODULE) || defined(CONFIG_OMAP2_DSS)
  199. /* Init with the board info */
  200. extern int omap_display_init(struct omap_dss_board_info *board_data);
  201. #else
  202. static inline int omap_display_init(struct omap_dss_board_info *board_data)
  203. {
  204. return 0;
  205. }
  206. #endif
  207. struct omap_video_timings {
  208. /* Unit: pixels */
  209. u16 x_res;
  210. /* Unit: pixels */
  211. u16 y_res;
  212. /* Unit: KHz */
  213. u32 pixel_clock;
  214. /* Unit: pixel clocks */
  215. u16 hsw; /* Horizontal synchronization pulse width */
  216. /* Unit: pixel clocks */
  217. u16 hfp; /* Horizontal front porch */
  218. /* Unit: pixel clocks */
  219. u16 hbp; /* Horizontal back porch */
  220. /* Unit: line clocks */
  221. u16 vsw; /* Vertical synchronization pulse width */
  222. /* Unit: line clocks */
  223. u16 vfp; /* Vertical front porch */
  224. /* Unit: line clocks */
  225. u16 vbp; /* Vertical back porch */
  226. };
  227. #ifdef CONFIG_OMAP2_DSS_VENC
  228. /* Hardcoded timings for tv modes. Venc only uses these to
  229. * identify the mode, and does not actually use the configs
  230. * itself. However, the configs should be something that
  231. * a normal monitor can also show */
  232. extern const struct omap_video_timings omap_dss_pal_timings;
  233. extern const struct omap_video_timings omap_dss_ntsc_timings;
  234. #endif
  235. struct omap_overlay_info {
  236. bool enabled;
  237. u32 paddr;
  238. void __iomem *vaddr;
  239. u16 screen_width;
  240. u16 width;
  241. u16 height;
  242. enum omap_color_mode color_mode;
  243. u8 rotation;
  244. enum omap_dss_rotation_type rotation_type;
  245. bool mirror;
  246. u16 pos_x;
  247. u16 pos_y;
  248. u16 out_width; /* if 0, out_width == width */
  249. u16 out_height; /* if 0, out_height == height */
  250. u8 global_alpha;
  251. u8 pre_mult_alpha;
  252. };
  253. struct omap_overlay {
  254. struct kobject kobj;
  255. struct list_head list;
  256. /* static fields */
  257. const char *name;
  258. int id;
  259. enum omap_color_mode supported_modes;
  260. enum omap_overlay_caps caps;
  261. /* dynamic fields */
  262. struct omap_overlay_manager *manager;
  263. struct omap_overlay_info info;
  264. /* if true, info has been changed, but not applied() yet */
  265. bool info_dirty;
  266. int (*set_manager)(struct omap_overlay *ovl,
  267. struct omap_overlay_manager *mgr);
  268. int (*unset_manager)(struct omap_overlay *ovl);
  269. int (*set_overlay_info)(struct omap_overlay *ovl,
  270. struct omap_overlay_info *info);
  271. void (*get_overlay_info)(struct omap_overlay *ovl,
  272. struct omap_overlay_info *info);
  273. int (*wait_for_go)(struct omap_overlay *ovl);
  274. };
  275. struct omap_overlay_manager_info {
  276. u32 default_color;
  277. enum omap_dss_trans_key_type trans_key_type;
  278. u32 trans_key;
  279. bool trans_enabled;
  280. bool alpha_enabled;
  281. };
  282. struct omap_overlay_manager {
  283. struct kobject kobj;
  284. struct list_head list;
  285. /* static fields */
  286. const char *name;
  287. int id;
  288. enum omap_overlay_manager_caps caps;
  289. int num_overlays;
  290. struct omap_overlay **overlays;
  291. enum omap_display_type supported_displays;
  292. /* dynamic fields */
  293. struct omap_dss_device *device;
  294. struct omap_overlay_manager_info info;
  295. bool device_changed;
  296. /* if true, info has been changed but not applied() yet */
  297. bool info_dirty;
  298. int (*set_device)(struct omap_overlay_manager *mgr,
  299. struct omap_dss_device *dssdev);
  300. int (*unset_device)(struct omap_overlay_manager *mgr);
  301. int (*set_manager_info)(struct omap_overlay_manager *mgr,
  302. struct omap_overlay_manager_info *info);
  303. void (*get_manager_info)(struct omap_overlay_manager *mgr,
  304. struct omap_overlay_manager_info *info);
  305. int (*apply)(struct omap_overlay_manager *mgr);
  306. int (*wait_for_go)(struct omap_overlay_manager *mgr);
  307. int (*wait_for_vsync)(struct omap_overlay_manager *mgr);
  308. int (*enable)(struct omap_overlay_manager *mgr);
  309. int (*disable)(struct omap_overlay_manager *mgr);
  310. };
  311. struct omap_dss_device {
  312. struct device dev;
  313. enum omap_display_type type;
  314. enum omap_channel channel;
  315. union {
  316. struct {
  317. u8 data_lines;
  318. } dpi;
  319. struct {
  320. u8 channel;
  321. u8 data_lines;
  322. } rfbi;
  323. struct {
  324. u8 datapairs;
  325. } sdi;
  326. struct {
  327. u8 clk_lane;
  328. u8 clk_pol;
  329. u8 data1_lane;
  330. u8 data1_pol;
  331. u8 data2_lane;
  332. u8 data2_pol;
  333. struct {
  334. u16 regn;
  335. u16 regm;
  336. u16 regm3;
  337. u16 regm4;
  338. u16 lp_clk_div;
  339. u16 lck_div;
  340. u16 pck_div;
  341. } div;
  342. bool ext_te;
  343. u8 ext_te_gpio;
  344. } dsi;
  345. struct {
  346. enum omap_dss_venc_type type;
  347. bool invert_polarity;
  348. } venc;
  349. } phy;
  350. struct {
  351. struct omap_video_timings timings;
  352. int acbi; /* ac-bias pin transitions per interrupt */
  353. /* Unit: line clocks */
  354. int acb; /* ac-bias pin frequency */
  355. enum omap_panel_config config;
  356. } panel;
  357. struct {
  358. u8 pixel_size;
  359. struct rfbi_timings rfbi_timings;
  360. } ctrl;
  361. int reset_gpio;
  362. int max_backlight_level;
  363. const char *name;
  364. /* used to match device to driver */
  365. const char *driver_name;
  366. void *data;
  367. struct omap_dss_driver *driver;
  368. /* helper variable for driver suspend/resume */
  369. bool activate_after_resume;
  370. enum omap_display_caps caps;
  371. struct omap_overlay_manager *manager;
  372. enum omap_dss_display_state state;
  373. /* platform specific */
  374. int (*platform_enable)(struct omap_dss_device *dssdev);
  375. void (*platform_disable)(struct omap_dss_device *dssdev);
  376. int (*set_backlight)(struct omap_dss_device *dssdev, int level);
  377. int (*get_backlight)(struct omap_dss_device *dssdev);
  378. };
  379. struct omap_dss_driver {
  380. struct device_driver driver;
  381. int (*probe)(struct omap_dss_device *);
  382. void (*remove)(struct omap_dss_device *);
  383. int (*enable)(struct omap_dss_device *display);
  384. void (*disable)(struct omap_dss_device *display);
  385. int (*suspend)(struct omap_dss_device *display);
  386. int (*resume)(struct omap_dss_device *display);
  387. int (*run_test)(struct omap_dss_device *display, int test);
  388. int (*set_update_mode)(struct omap_dss_device *dssdev,
  389. enum omap_dss_update_mode);
  390. enum omap_dss_update_mode (*get_update_mode)(
  391. struct omap_dss_device *dssdev);
  392. int (*update)(struct omap_dss_device *dssdev,
  393. u16 x, u16 y, u16 w, u16 h);
  394. int (*sync)(struct omap_dss_device *dssdev);
  395. int (*enable_te)(struct omap_dss_device *dssdev, bool enable);
  396. int (*get_te)(struct omap_dss_device *dssdev);
  397. u8 (*get_rotate)(struct omap_dss_device *dssdev);
  398. int (*set_rotate)(struct omap_dss_device *dssdev, u8 rotate);
  399. bool (*get_mirror)(struct omap_dss_device *dssdev);
  400. int (*set_mirror)(struct omap_dss_device *dssdev, bool enable);
  401. int (*memory_read)(struct omap_dss_device *dssdev,
  402. void *buf, size_t size,
  403. u16 x, u16 y, u16 w, u16 h);
  404. void (*get_resolution)(struct omap_dss_device *dssdev,
  405. u16 *xres, u16 *yres);
  406. int (*get_recommended_bpp)(struct omap_dss_device *dssdev);
  407. int (*check_timings)(struct omap_dss_device *dssdev,
  408. struct omap_video_timings *timings);
  409. void (*set_timings)(struct omap_dss_device *dssdev,
  410. struct omap_video_timings *timings);
  411. void (*get_timings)(struct omap_dss_device *dssdev,
  412. struct omap_video_timings *timings);
  413. int (*set_wss)(struct omap_dss_device *dssdev, u32 wss);
  414. u32 (*get_wss)(struct omap_dss_device *dssdev);
  415. };
  416. int omap_dss_register_driver(struct omap_dss_driver *);
  417. void omap_dss_unregister_driver(struct omap_dss_driver *);
  418. int omap_dss_register_device(struct omap_dss_device *);
  419. void omap_dss_unregister_device(struct omap_dss_device *);
  420. void omap_dss_get_device(struct omap_dss_device *dssdev);
  421. void omap_dss_put_device(struct omap_dss_device *dssdev);
  422. #define for_each_dss_dev(d) while ((d = omap_dss_get_next_device(d)) != NULL)
  423. struct omap_dss_device *omap_dss_get_next_device(struct omap_dss_device *from);
  424. struct omap_dss_device *omap_dss_find_device(void *data,
  425. int (*match)(struct omap_dss_device *dssdev, void *data));
  426. int omap_dss_start_device(struct omap_dss_device *dssdev);
  427. void omap_dss_stop_device(struct omap_dss_device *dssdev);
  428. int omap_dss_get_num_overlay_managers(void);
  429. struct omap_overlay_manager *omap_dss_get_overlay_manager(int num);
  430. int omap_dss_get_num_overlays(void);
  431. struct omap_overlay *omap_dss_get_overlay(int num);
  432. void omapdss_default_get_resolution(struct omap_dss_device *dssdev,
  433. u16 *xres, u16 *yres);
  434. int omapdss_default_get_recommended_bpp(struct omap_dss_device *dssdev);
  435. typedef void (*omap_dispc_isr_t) (void *arg, u32 mask);
  436. int omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask);
  437. int omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask);
  438. int omap_dispc_wait_for_irq_timeout(u32 irqmask, unsigned long timeout);
  439. int omap_dispc_wait_for_irq_interruptible_timeout(u32 irqmask,
  440. unsigned long timeout);
  441. #define to_dss_driver(x) container_of((x), struct omap_dss_driver, driver)
  442. #define to_dss_device(x) container_of((x), struct omap_dss_device, dev)
  443. void omapdss_dsi_vc_enable_hs(int channel, bool enable);
  444. int omapdss_dsi_enable_te(struct omap_dss_device *dssdev, bool enable);
  445. int omap_dsi_prepare_update(struct omap_dss_device *dssdev,
  446. u16 *x, u16 *y, u16 *w, u16 *h,
  447. bool enlarge_update_area);
  448. int omap_dsi_update(struct omap_dss_device *dssdev,
  449. int channel,
  450. u16 x, u16 y, u16 w, u16 h,
  451. void (*callback)(int, void *), void *data);
  452. int omapdss_dsi_display_enable(struct omap_dss_device *dssdev);
  453. void omapdss_dsi_display_disable(struct omap_dss_device *dssdev);
  454. int omapdss_dpi_display_enable(struct omap_dss_device *dssdev);
  455. void omapdss_dpi_display_disable(struct omap_dss_device *dssdev);
  456. void dpi_set_timings(struct omap_dss_device *dssdev,
  457. struct omap_video_timings *timings);
  458. int dpi_check_timings(struct omap_dss_device *dssdev,
  459. struct omap_video_timings *timings);
  460. int omapdss_sdi_display_enable(struct omap_dss_device *dssdev);
  461. void omapdss_sdi_display_disable(struct omap_dss_device *dssdev);
  462. int omapdss_rfbi_display_enable(struct omap_dss_device *dssdev);
  463. void omapdss_rfbi_display_disable(struct omap_dss_device *dssdev);
  464. int omap_rfbi_prepare_update(struct omap_dss_device *dssdev,
  465. u16 *x, u16 *y, u16 *w, u16 *h);
  466. int omap_rfbi_update(struct omap_dss_device *dssdev,
  467. u16 x, u16 y, u16 w, u16 h,
  468. void (*callback)(void *), void *data);
  469. #endif