Kconfig.cpu 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478
  1. comment "Processor Type"
  2. choice
  3. prompt "CPU family support"
  4. default M68KCLASSIC if MMU
  5. default COLDFIRE if !MMU
  6. help
  7. The Freescale (was Motorola) M68K family of processors implements
  8. the full 68000 processor instruction set.
  9. The Freescale ColdFire family of processors is a modern derivative
  10. of the 68000 processor family. They are mainly targeted at embedded
  11. applications, and are all System-On-Chip (SOC) devices, as opposed
  12. to stand alone CPUs. They implement a subset of the original 68000
  13. processor instruction set.
  14. If you anticipate running this kernel on a computer with a classic
  15. MC68xxx processor, select M68KCLASSIC.
  16. If you anticipate running this kernel on a computer with a ColdFire
  17. processor, select COLDFIRE.
  18. config M68KCLASSIC
  19. bool "Classic M68K CPU family support"
  20. config COLDFIRE
  21. bool "Coldfire CPU family support"
  22. select GENERIC_GPIO
  23. select ARCH_WANT_OPTIONAL_GPIOLIB
  24. select ARCH_HAVE_CUSTOM_GPIO_H
  25. select CPU_HAS_NO_BITFIELDS
  26. select CPU_HAS_NO_MULDIV64
  27. select GENERIC_CSUM
  28. select HAVE_CLK
  29. endchoice
  30. if M68KCLASSIC
  31. config M68000
  32. bool
  33. select CPU_HAS_NO_BITFIELDS
  34. select CPU_HAS_NO_MULDIV64
  35. select CPU_HAS_NO_UNALIGNED
  36. select GENERIC_CSUM
  37. help
  38. The Freescale (was Motorola) 68000 CPU is the first generation of
  39. the well known M68K family of processors. The CPU core as well as
  40. being available as a stand alone CPU was also used in many
  41. System-On-Chip devices (eg 68328, 68302, etc). It does not contain
  42. a paging MMU.
  43. config MCPU32
  44. bool
  45. select CPU_HAS_NO_BITFIELDS
  46. select CPU_HAS_NO_UNALIGNED
  47. help
  48. The Freescale (was then Motorola) CPU32 is a CPU core that is
  49. based on the 68020 processor. For the most part it is used in
  50. System-On-Chip parts, and does not contain a paging MMU.
  51. config M68020
  52. bool "68020 support"
  53. depends on MMU
  54. select CPU_HAS_ADDRESS_SPACES
  55. help
  56. If you anticipate running this kernel on a computer with a MC68020
  57. processor, say Y. Otherwise, say N. Note that the 68020 requires a
  58. 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
  59. Sun 3, which provides its own version.
  60. config M68030
  61. bool "68030 support"
  62. depends on MMU && !MMU_SUN3
  63. select CPU_HAS_ADDRESS_SPACES
  64. help
  65. If you anticipate running this kernel on a computer with a MC68030
  66. processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
  67. work, as it does not include an MMU (Memory Management Unit).
  68. config M68040
  69. bool "68040 support"
  70. depends on MMU && !MMU_SUN3
  71. select CPU_HAS_ADDRESS_SPACES
  72. help
  73. If you anticipate running this kernel on a computer with a MC68LC040
  74. or MC68040 processor, say Y. Otherwise, say N. Note that an
  75. MC68EC040 will not work, as it does not include an MMU (Memory
  76. Management Unit).
  77. config M68060
  78. bool "68060 support"
  79. depends on MMU && !MMU_SUN3
  80. select CPU_HAS_ADDRESS_SPACES
  81. help
  82. If you anticipate running this kernel on a computer with a MC68060
  83. processor, say Y. Otherwise, say N.
  84. config M68328
  85. bool "MC68328"
  86. depends on !MMU
  87. select M68000
  88. help
  89. Motorola 68328 processor support.
  90. config M68EZ328
  91. bool "MC68EZ328"
  92. depends on !MMU
  93. select M68000
  94. help
  95. Motorola 68EX328 processor support.
  96. config M68VZ328
  97. bool "MC68VZ328"
  98. depends on !MMU
  99. select M68000
  100. help
  101. Motorola 68VZ328 processor support.
  102. config M68360
  103. bool "MC68360"
  104. depends on !MMU
  105. select MCPU32
  106. help
  107. Motorola 68360 processor support.
  108. endif # M68KCLASSIC
  109. if COLDFIRE
  110. config M5206
  111. bool "MCF5206"
  112. depends on !MMU
  113. select COLDFIRE_SW_A7
  114. select HAVE_MBAR
  115. help
  116. Motorola ColdFire 5206 processor support.
  117. config M5206e
  118. bool "MCF5206e"
  119. depends on !MMU
  120. select COLDFIRE_SW_A7
  121. select HAVE_MBAR
  122. help
  123. Motorola ColdFire 5206e processor support.
  124. config M520x
  125. bool "MCF520x"
  126. depends on !MMU
  127. select GENERIC_CLOCKEVENTS
  128. select HAVE_CACHE_SPLIT
  129. help
  130. Freescale Coldfire 5207/5208 processor support.
  131. config M523x
  132. bool "MCF523x"
  133. depends on !MMU
  134. select GENERIC_CLOCKEVENTS
  135. select HAVE_CACHE_SPLIT
  136. select HAVE_IPSBAR
  137. help
  138. Freescale Coldfire 5230/1/2/4/5 processor support
  139. config M5249
  140. bool "MCF5249"
  141. depends on !MMU
  142. select COLDFIRE_SW_A7
  143. select HAVE_MBAR
  144. help
  145. Motorola ColdFire 5249 processor support.
  146. config M525x
  147. bool "MCF525x"
  148. depends on !MMU
  149. select COLDFIRE_SW_A7
  150. select HAVE_MBAR
  151. help
  152. Freescale (Motorola) Coldfire 5251/5253 processor support.
  153. config M527x
  154. bool
  155. config M5271
  156. bool "MCF5271"
  157. depends on !MMU
  158. select M527x
  159. select HAVE_CACHE_SPLIT
  160. select HAVE_IPSBAR
  161. select GENERIC_CLOCKEVENTS
  162. help
  163. Freescale (Motorola) ColdFire 5270/5271 processor support.
  164. config M5272
  165. bool "MCF5272"
  166. depends on !MMU
  167. select COLDFIRE_SW_A7
  168. select HAVE_MBAR
  169. help
  170. Motorola ColdFire 5272 processor support.
  171. config M5275
  172. bool "MCF5275"
  173. depends on !MMU
  174. select M527x
  175. select HAVE_CACHE_SPLIT
  176. select HAVE_IPSBAR
  177. select GENERIC_CLOCKEVENTS
  178. help
  179. Freescale (Motorola) ColdFire 5274/5275 processor support.
  180. config M528x
  181. bool "MCF528x"
  182. depends on !MMU
  183. select GENERIC_CLOCKEVENTS
  184. select HAVE_CACHE_SPLIT
  185. select HAVE_IPSBAR
  186. help
  187. Motorola ColdFire 5280/5282 processor support.
  188. config M5307
  189. bool "MCF5307"
  190. depends on !MMU
  191. select COLDFIRE_SW_A7
  192. select HAVE_CACHE_CB
  193. select HAVE_MBAR
  194. help
  195. Motorola ColdFire 5307 processor support.
  196. config M532x
  197. bool "MCF532x"
  198. depends on !MMU
  199. select HAVE_CACHE_CB
  200. help
  201. Freescale (Motorola) ColdFire 532x processor support.
  202. config M5407
  203. bool "MCF5407"
  204. depends on !MMU
  205. select COLDFIRE_SW_A7
  206. select HAVE_CACHE_CB
  207. select HAVE_MBAR
  208. help
  209. Motorola ColdFire 5407 processor support.
  210. config M54xx
  211. bool
  212. config M547x
  213. bool "MCF547x"
  214. select M54xx
  215. select MMU_COLDFIRE if MMU
  216. select HAVE_CACHE_CB
  217. select HAVE_MBAR
  218. help
  219. Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
  220. config M548x
  221. bool "MCF548x"
  222. select MMU_COLDFIRE if MMU
  223. select M54xx
  224. select HAVE_CACHE_CB
  225. select HAVE_MBAR
  226. help
  227. Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
  228. config M5441x
  229. bool "MCF5441x"
  230. depends on !MMU
  231. select GENERIC_CLOCKEVENTS
  232. select HAVE_CACHE_CB
  233. help
  234. Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
  235. endif # COLDFIRE
  236. comment "Processor Specific Options"
  237. config M68KFPU_EMU
  238. bool "Math emulation support"
  239. depends on MMU
  240. help
  241. At some point in the future, this will cause floating-point math
  242. instructions to be emulated by the kernel on machines that lack a
  243. floating-point math coprocessor. Thrill-seekers and chronically
  244. sleep-deprived psychotic hacker types can say Y now, everyone else
  245. should probably wait a while.
  246. config M68KFPU_EMU_EXTRAPREC
  247. bool "Math emulation extra precision"
  248. depends on M68KFPU_EMU
  249. help
  250. The fpu uses normally a few bit more during calculations for
  251. correct rounding, the emulator can (often) do the same but this
  252. extra calculation can cost quite some time, so you can disable
  253. it here. The emulator will then "only" calculate with a 64 bit
  254. mantissa and round slightly incorrect, what is more than enough
  255. for normal usage.
  256. config M68KFPU_EMU_ONLY
  257. bool "Math emulation only kernel"
  258. depends on M68KFPU_EMU
  259. help
  260. This option prevents any floating-point instructions from being
  261. compiled into the kernel, thereby the kernel doesn't save any
  262. floating point context anymore during task switches, so this
  263. kernel will only be usable on machines without a floating-point
  264. math coprocessor. This makes the kernel a bit faster as no tests
  265. needs to be executed whether a floating-point instruction in the
  266. kernel should be executed or not.
  267. config ADVANCED
  268. bool "Advanced configuration options"
  269. depends on MMU
  270. ---help---
  271. This gives you access to some advanced options for the CPU. The
  272. defaults should be fine for most users, but these options may make
  273. it possible for you to improve performance somewhat if you know what
  274. you are doing.
  275. Note that the answer to this question won't directly affect the
  276. kernel: saying N will just cause the configurator to skip all
  277. the questions about these options.
  278. Most users should say N to this question.
  279. config RMW_INSNS
  280. bool "Use read-modify-write instructions"
  281. depends on ADVANCED
  282. ---help---
  283. This allows to use certain instructions that work with indivisible
  284. read-modify-write bus cycles. While this is faster than the
  285. workaround of disabling interrupts, it can conflict with DMA
  286. ( = direct memory access) on many Amiga systems, and it is also said
  287. to destabilize other machines. It is very likely that this will
  288. cause serious problems on any Amiga or Atari Medusa if set. The only
  289. configuration where it should work are 68030-based Ataris, where it
  290. apparently improves performance. But you've been warned! Unless you
  291. really know what you are doing, say N. Try Y only if you're quite
  292. adventurous.
  293. config SINGLE_MEMORY_CHUNK
  294. bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
  295. depends on MMU
  296. default y if SUN3
  297. select NEED_MULTIPLE_NODES
  298. help
  299. Ignore all but the first contiguous chunk of physical memory for VM
  300. purposes. This will save a few bytes kernel size and may speed up
  301. some operations. Say N if not sure.
  302. config ARCH_DISCONTIGMEM_ENABLE
  303. def_bool MMU && !SINGLE_MEMORY_CHUNK
  304. config 060_WRITETHROUGH
  305. bool "Use write-through caching for 68060 supervisor accesses"
  306. depends on ADVANCED && M68060
  307. ---help---
  308. The 68060 generally uses copyback caching of recently accessed data.
  309. Copyback caching means that memory writes will be held in an on-chip
  310. cache and only written back to memory some time later. Saying Y
  311. here will force supervisor (kernel) accesses to use writethrough
  312. caching. Writethrough caching means that data is written to memory
  313. straight away, so that cache and memory data always agree.
  314. Writethrough caching is less efficient, but is needed for some
  315. drivers on 68060 based systems where the 68060 bus snooping signal
  316. is hardwired on. The 53c710 SCSI driver is known to suffer from
  317. this problem.
  318. config M68K_L2_CACHE
  319. bool
  320. depends on MAC
  321. default y
  322. config NODES_SHIFT
  323. int
  324. default "3"
  325. depends on !SINGLE_MEMORY_CHUNK
  326. config CPU_HAS_NO_BITFIELDS
  327. bool
  328. config CPU_HAS_NO_MULDIV64
  329. bool
  330. config CPU_HAS_NO_UNALIGNED
  331. bool
  332. config CPU_HAS_ADDRESS_SPACES
  333. bool
  334. config FPU
  335. bool
  336. config COLDFIRE_SW_A7
  337. bool
  338. config HAVE_CACHE_SPLIT
  339. bool
  340. config HAVE_CACHE_CB
  341. bool
  342. config HAVE_MBAR
  343. bool
  344. config HAVE_IPSBAR
  345. bool
  346. config CLOCK_SET
  347. bool "Enable setting the CPU clock frequency"
  348. depends on COLDFIRE
  349. default n
  350. help
  351. On some CPU's you do not need to know what the core CPU clock
  352. frequency is. On these you can disable clock setting. On some
  353. traditional 68K parts, and on all ColdFire parts you need to set
  354. the appropriate CPU clock frequency. On these devices many of the
  355. onboard peripherals derive their timing from the master CPU clock
  356. frequency.
  357. config CLOCK_FREQ
  358. int "Set the core clock frequency"
  359. default "66666666"
  360. depends on CLOCK_SET
  361. help
  362. Define the CPU clock frequency in use. This is the core clock
  363. frequency, it may or may not be the same as the external clock
  364. crystal fitted to your board. Some processors have an internal
  365. PLL and can have their frequency programmed at run time, others
  366. use internal dividers. In general the kernel won't setup a PLL
  367. if it is fitted (there are some exceptions). This value will be
  368. specific to the exact CPU that you are using.
  369. config OLDMASK
  370. bool "Old mask 5307 (1H55J) silicon"
  371. depends on M5307
  372. help
  373. Build support for the older revision ColdFire 5307 silicon.
  374. Specifically this is the 1H55J mask revision.
  375. if HAVE_CACHE_SPLIT
  376. choice
  377. prompt "Split Cache Configuration"
  378. default CACHE_I
  379. config CACHE_I
  380. bool "Instruction"
  381. help
  382. Use all of the ColdFire CPU cache memory as an instruction cache.
  383. config CACHE_D
  384. bool "Data"
  385. help
  386. Use all of the ColdFire CPU cache memory as a data cache.
  387. config CACHE_BOTH
  388. bool "Both"
  389. help
  390. Split the ColdFire CPU cache, and use half as an instruction cache
  391. and half as a data cache.
  392. endchoice
  393. endif
  394. if HAVE_CACHE_CB
  395. choice
  396. prompt "Data cache mode"
  397. default CACHE_WRITETHRU
  398. config CACHE_WRITETHRU
  399. bool "Write-through"
  400. help
  401. The ColdFire CPU cache is set into Write-through mode.
  402. config CACHE_COPYBACK
  403. bool "Copy-back"
  404. help
  405. The ColdFire CPU cache is set into Copy-back mode.
  406. endchoice
  407. endif