bnx2x_sriov.c 94 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467
  1. /* bnx2x_sriov.c: Broadcom Everest network driver.
  2. *
  3. * Copyright 2009-2013 Broadcom Corporation
  4. *
  5. * Unless you and Broadcom execute a separate written software license
  6. * agreement governing use of this software, this software is licensed to you
  7. * under the terms of the GNU General Public License version 2, available
  8. * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the "GPL").
  9. *
  10. * Notwithstanding the above, under no circumstances may you combine this
  11. * software in any way with any other Broadcom software provided under a
  12. * license other than the GPL, without Broadcom's express prior written
  13. * consent.
  14. *
  15. * Maintained by: Eilon Greenstein <eilong@broadcom.com>
  16. * Written by: Shmulik Ravid <shmulikr@broadcom.com>
  17. * Ariel Elior <ariele@broadcom.com>
  18. *
  19. */
  20. #include "bnx2x.h"
  21. #include "bnx2x_init.h"
  22. #include "bnx2x_cmn.h"
  23. #include "bnx2x_sp.h"
  24. #include <linux/crc32.h>
  25. #include <linux/if_vlan.h>
  26. /* General service functions */
  27. static void storm_memset_vf_to_pf(struct bnx2x *bp, u16 abs_fid,
  28. u16 pf_id)
  29. {
  30. REG_WR8(bp, BAR_XSTRORM_INTMEM + XSTORM_VF_TO_PF_OFFSET(abs_fid),
  31. pf_id);
  32. REG_WR8(bp, BAR_CSTRORM_INTMEM + CSTORM_VF_TO_PF_OFFSET(abs_fid),
  33. pf_id);
  34. REG_WR8(bp, BAR_TSTRORM_INTMEM + TSTORM_VF_TO_PF_OFFSET(abs_fid),
  35. pf_id);
  36. REG_WR8(bp, BAR_USTRORM_INTMEM + USTORM_VF_TO_PF_OFFSET(abs_fid),
  37. pf_id);
  38. }
  39. static void storm_memset_func_en(struct bnx2x *bp, u16 abs_fid,
  40. u8 enable)
  41. {
  42. REG_WR8(bp, BAR_XSTRORM_INTMEM + XSTORM_FUNC_EN_OFFSET(abs_fid),
  43. enable);
  44. REG_WR8(bp, BAR_CSTRORM_INTMEM + CSTORM_FUNC_EN_OFFSET(abs_fid),
  45. enable);
  46. REG_WR8(bp, BAR_TSTRORM_INTMEM + TSTORM_FUNC_EN_OFFSET(abs_fid),
  47. enable);
  48. REG_WR8(bp, BAR_USTRORM_INTMEM + USTORM_FUNC_EN_OFFSET(abs_fid),
  49. enable);
  50. }
  51. int bnx2x_vf_idx_by_abs_fid(struct bnx2x *bp, u16 abs_vfid)
  52. {
  53. int idx;
  54. for_each_vf(bp, idx)
  55. if (bnx2x_vf(bp, idx, abs_vfid) == abs_vfid)
  56. break;
  57. return idx;
  58. }
  59. static
  60. struct bnx2x_virtf *bnx2x_vf_by_abs_fid(struct bnx2x *bp, u16 abs_vfid)
  61. {
  62. u16 idx = (u16)bnx2x_vf_idx_by_abs_fid(bp, abs_vfid);
  63. return (idx < BNX2X_NR_VIRTFN(bp)) ? BP_VF(bp, idx) : NULL;
  64. }
  65. static void bnx2x_vf_igu_ack_sb(struct bnx2x *bp, struct bnx2x_virtf *vf,
  66. u8 igu_sb_id, u8 segment, u16 index, u8 op,
  67. u8 update)
  68. {
  69. /* acking a VF sb through the PF - use the GRC */
  70. u32 ctl;
  71. u32 igu_addr_data = IGU_REG_COMMAND_REG_32LSB_DATA;
  72. u32 igu_addr_ctl = IGU_REG_COMMAND_REG_CTRL;
  73. u32 func_encode = vf->abs_vfid;
  74. u32 addr_encode = IGU_CMD_E2_PROD_UPD_BASE + igu_sb_id;
  75. struct igu_regular cmd_data = {0};
  76. cmd_data.sb_id_and_flags =
  77. ((index << IGU_REGULAR_SB_INDEX_SHIFT) |
  78. (segment << IGU_REGULAR_SEGMENT_ACCESS_SHIFT) |
  79. (update << IGU_REGULAR_BUPDATE_SHIFT) |
  80. (op << IGU_REGULAR_ENABLE_INT_SHIFT));
  81. ctl = addr_encode << IGU_CTRL_REG_ADDRESS_SHIFT |
  82. func_encode << IGU_CTRL_REG_FID_SHIFT |
  83. IGU_CTRL_CMD_TYPE_WR << IGU_CTRL_REG_TYPE_SHIFT;
  84. DP(NETIF_MSG_HW, "write 0x%08x to IGU(via GRC) addr 0x%x\n",
  85. cmd_data.sb_id_and_flags, igu_addr_data);
  86. REG_WR(bp, igu_addr_data, cmd_data.sb_id_and_flags);
  87. mmiowb();
  88. barrier();
  89. DP(NETIF_MSG_HW, "write 0x%08x to IGU(via GRC) addr 0x%x\n",
  90. ctl, igu_addr_ctl);
  91. REG_WR(bp, igu_addr_ctl, ctl);
  92. mmiowb();
  93. barrier();
  94. }
  95. /* VFOP - VF slow-path operation support */
  96. #define BNX2X_VFOP_FILTER_ADD_CNT_MAX 0x10000
  97. /* VFOP operations states */
  98. enum bnx2x_vfop_qctor_state {
  99. BNX2X_VFOP_QCTOR_INIT,
  100. BNX2X_VFOP_QCTOR_SETUP,
  101. BNX2X_VFOP_QCTOR_INT_EN
  102. };
  103. enum bnx2x_vfop_qdtor_state {
  104. BNX2X_VFOP_QDTOR_HALT,
  105. BNX2X_VFOP_QDTOR_TERMINATE,
  106. BNX2X_VFOP_QDTOR_CFCDEL,
  107. BNX2X_VFOP_QDTOR_DONE
  108. };
  109. enum bnx2x_vfop_vlan_mac_state {
  110. BNX2X_VFOP_VLAN_MAC_CONFIG_SINGLE,
  111. BNX2X_VFOP_VLAN_MAC_CLEAR,
  112. BNX2X_VFOP_VLAN_MAC_CHK_DONE,
  113. BNX2X_VFOP_MAC_CONFIG_LIST,
  114. BNX2X_VFOP_VLAN_CONFIG_LIST,
  115. BNX2X_VFOP_VLAN_CONFIG_LIST_0
  116. };
  117. enum bnx2x_vfop_qsetup_state {
  118. BNX2X_VFOP_QSETUP_CTOR,
  119. BNX2X_VFOP_QSETUP_VLAN0,
  120. BNX2X_VFOP_QSETUP_DONE
  121. };
  122. enum bnx2x_vfop_mcast_state {
  123. BNX2X_VFOP_MCAST_DEL,
  124. BNX2X_VFOP_MCAST_ADD,
  125. BNX2X_VFOP_MCAST_CHK_DONE
  126. };
  127. enum bnx2x_vfop_qflr_state {
  128. BNX2X_VFOP_QFLR_CLR_VLAN,
  129. BNX2X_VFOP_QFLR_CLR_MAC,
  130. BNX2X_VFOP_QFLR_TERMINATE,
  131. BNX2X_VFOP_QFLR_DONE
  132. };
  133. enum bnx2x_vfop_flr_state {
  134. BNX2X_VFOP_FLR_QUEUES,
  135. BNX2X_VFOP_FLR_HW
  136. };
  137. enum bnx2x_vfop_close_state {
  138. BNX2X_VFOP_CLOSE_QUEUES,
  139. BNX2X_VFOP_CLOSE_HW
  140. };
  141. enum bnx2x_vfop_rxmode_state {
  142. BNX2X_VFOP_RXMODE_CONFIG,
  143. BNX2X_VFOP_RXMODE_DONE
  144. };
  145. enum bnx2x_vfop_qteardown_state {
  146. BNX2X_VFOP_QTEARDOWN_RXMODE,
  147. BNX2X_VFOP_QTEARDOWN_CLR_VLAN,
  148. BNX2X_VFOP_QTEARDOWN_CLR_MAC,
  149. BNX2X_VFOP_QTEARDOWN_QDTOR,
  150. BNX2X_VFOP_QTEARDOWN_DONE
  151. };
  152. #define bnx2x_vfop_reset_wq(vf) atomic_set(&vf->op_in_progress, 0)
  153. void bnx2x_vfop_qctor_dump_tx(struct bnx2x *bp, struct bnx2x_virtf *vf,
  154. struct bnx2x_queue_init_params *init_params,
  155. struct bnx2x_queue_setup_params *setup_params,
  156. u16 q_idx, u16 sb_idx)
  157. {
  158. DP(BNX2X_MSG_IOV,
  159. "VF[%d] Q_SETUP: txq[%d]-- vfsb=%d, sb-index=%d, hc-rate=%d, flags=0x%lx, traffic-type=%d",
  160. vf->abs_vfid,
  161. q_idx,
  162. sb_idx,
  163. init_params->tx.sb_cq_index,
  164. init_params->tx.hc_rate,
  165. setup_params->flags,
  166. setup_params->txq_params.traffic_type);
  167. }
  168. void bnx2x_vfop_qctor_dump_rx(struct bnx2x *bp, struct bnx2x_virtf *vf,
  169. struct bnx2x_queue_init_params *init_params,
  170. struct bnx2x_queue_setup_params *setup_params,
  171. u16 q_idx, u16 sb_idx)
  172. {
  173. struct bnx2x_rxq_setup_params *rxq_params = &setup_params->rxq_params;
  174. DP(BNX2X_MSG_IOV, "VF[%d] Q_SETUP: rxq[%d]-- vfsb=%d, sb-index=%d, hc-rate=%d, mtu=%d, buf-size=%d\n"
  175. "sge-size=%d, max_sge_pkt=%d, tpa-agg-size=%d, flags=0x%lx, drop-flags=0x%x, cache-log=%d\n",
  176. vf->abs_vfid,
  177. q_idx,
  178. sb_idx,
  179. init_params->rx.sb_cq_index,
  180. init_params->rx.hc_rate,
  181. setup_params->gen_params.mtu,
  182. rxq_params->buf_sz,
  183. rxq_params->sge_buf_sz,
  184. rxq_params->max_sges_pkt,
  185. rxq_params->tpa_agg_sz,
  186. setup_params->flags,
  187. rxq_params->drop_flags,
  188. rxq_params->cache_line_log);
  189. }
  190. void bnx2x_vfop_qctor_prep(struct bnx2x *bp,
  191. struct bnx2x_virtf *vf,
  192. struct bnx2x_vf_queue *q,
  193. struct bnx2x_vfop_qctor_params *p,
  194. unsigned long q_type)
  195. {
  196. struct bnx2x_queue_init_params *init_p = &p->qstate.params.init;
  197. struct bnx2x_queue_setup_params *setup_p = &p->prep_qsetup;
  198. /* INIT */
  199. /* Enable host coalescing in the transition to INIT state */
  200. if (test_bit(BNX2X_Q_FLG_HC, &init_p->rx.flags))
  201. __set_bit(BNX2X_Q_FLG_HC_EN, &init_p->rx.flags);
  202. if (test_bit(BNX2X_Q_FLG_HC, &init_p->tx.flags))
  203. __set_bit(BNX2X_Q_FLG_HC_EN, &init_p->tx.flags);
  204. /* FW SB ID */
  205. init_p->rx.fw_sb_id = vf_igu_sb(vf, q->sb_idx);
  206. init_p->tx.fw_sb_id = vf_igu_sb(vf, q->sb_idx);
  207. /* context */
  208. init_p->cxts[0] = q->cxt;
  209. /* SETUP */
  210. /* Setup-op general parameters */
  211. setup_p->gen_params.spcl_id = vf->sp_cl_id;
  212. setup_p->gen_params.stat_id = vfq_stat_id(vf, q);
  213. /* Setup-op pause params:
  214. * Nothing to do, the pause thresholds are set by default to 0 which
  215. * effectively turns off the feature for this queue. We don't want
  216. * one queue (VF) to interfering with another queue (another VF)
  217. */
  218. if (vf->cfg_flags & VF_CFG_FW_FC)
  219. BNX2X_ERR("No support for pause to VFs (abs_vfid: %d)\n",
  220. vf->abs_vfid);
  221. /* Setup-op flags:
  222. * collect statistics, zero statistics, local-switching, security,
  223. * OV for Flex10, RSS and MCAST for leading
  224. */
  225. if (test_bit(BNX2X_Q_FLG_STATS, &setup_p->flags))
  226. __set_bit(BNX2X_Q_FLG_ZERO_STATS, &setup_p->flags);
  227. /* for VFs, enable tx switching, bd coherency, and mac address
  228. * anti-spoofing
  229. */
  230. __set_bit(BNX2X_Q_FLG_TX_SWITCH, &setup_p->flags);
  231. __set_bit(BNX2X_Q_FLG_TX_SEC, &setup_p->flags);
  232. __set_bit(BNX2X_Q_FLG_ANTI_SPOOF, &setup_p->flags);
  233. if (vfq_is_leading(q)) {
  234. __set_bit(BNX2X_Q_FLG_LEADING_RSS, &setup_p->flags);
  235. __set_bit(BNX2X_Q_FLG_MCAST, &setup_p->flags);
  236. }
  237. /* Setup-op rx parameters */
  238. if (test_bit(BNX2X_Q_TYPE_HAS_RX, &q_type)) {
  239. struct bnx2x_rxq_setup_params *rxq_p = &setup_p->rxq_params;
  240. rxq_p->cl_qzone_id = vfq_qzone_id(vf, q);
  241. rxq_p->fw_sb_id = vf_igu_sb(vf, q->sb_idx);
  242. rxq_p->rss_engine_id = FW_VF_HANDLE(vf->abs_vfid);
  243. if (test_bit(BNX2X_Q_FLG_TPA, &setup_p->flags))
  244. rxq_p->max_tpa_queues = BNX2X_VF_MAX_TPA_AGG_QUEUES;
  245. }
  246. /* Setup-op tx parameters */
  247. if (test_bit(BNX2X_Q_TYPE_HAS_TX, &q_type)) {
  248. setup_p->txq_params.tss_leading_cl_id = vf->leading_rss;
  249. setup_p->txq_params.fw_sb_id = vf_igu_sb(vf, q->sb_idx);
  250. }
  251. }
  252. /* VFOP queue construction */
  253. static void bnx2x_vfop_qctor(struct bnx2x *bp, struct bnx2x_virtf *vf)
  254. {
  255. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  256. struct bnx2x_vfop_args_qctor *args = &vfop->args.qctor;
  257. struct bnx2x_queue_state_params *q_params = &vfop->op_p->qctor.qstate;
  258. enum bnx2x_vfop_qctor_state state = vfop->state;
  259. bnx2x_vfop_reset_wq(vf);
  260. if (vfop->rc < 0)
  261. goto op_err;
  262. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  263. switch (state) {
  264. case BNX2X_VFOP_QCTOR_INIT:
  265. /* has this queue already been opened? */
  266. if (bnx2x_get_q_logical_state(bp, q_params->q_obj) ==
  267. BNX2X_Q_LOGICAL_STATE_ACTIVE) {
  268. DP(BNX2X_MSG_IOV,
  269. "Entered qctor but queue was already up. Aborting gracefully\n");
  270. goto op_done;
  271. }
  272. /* next state */
  273. vfop->state = BNX2X_VFOP_QCTOR_SETUP;
  274. q_params->cmd = BNX2X_Q_CMD_INIT;
  275. vfop->rc = bnx2x_queue_state_change(bp, q_params);
  276. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT);
  277. case BNX2X_VFOP_QCTOR_SETUP:
  278. /* next state */
  279. vfop->state = BNX2X_VFOP_QCTOR_INT_EN;
  280. /* copy pre-prepared setup params to the queue-state params */
  281. vfop->op_p->qctor.qstate.params.setup =
  282. vfop->op_p->qctor.prep_qsetup;
  283. q_params->cmd = BNX2X_Q_CMD_SETUP;
  284. vfop->rc = bnx2x_queue_state_change(bp, q_params);
  285. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT);
  286. case BNX2X_VFOP_QCTOR_INT_EN:
  287. /* enable interrupts */
  288. bnx2x_vf_igu_ack_sb(bp, vf, vf_igu_sb(vf, args->sb_idx),
  289. USTORM_ID, 0, IGU_INT_ENABLE, 0);
  290. goto op_done;
  291. default:
  292. bnx2x_vfop_default(state);
  293. }
  294. op_err:
  295. BNX2X_ERR("QCTOR[%d:%d] error: cmd %d, rc %d\n",
  296. vf->abs_vfid, args->qid, q_params->cmd, vfop->rc);
  297. op_done:
  298. bnx2x_vfop_end(bp, vf, vfop);
  299. op_pending:
  300. return;
  301. }
  302. static int bnx2x_vfop_qctor_cmd(struct bnx2x *bp,
  303. struct bnx2x_virtf *vf,
  304. struct bnx2x_vfop_cmd *cmd,
  305. int qid)
  306. {
  307. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  308. if (vfop) {
  309. vf->op_params.qctor.qstate.q_obj = &bnx2x_vfq(vf, qid, sp_obj);
  310. vfop->args.qctor.qid = qid;
  311. vfop->args.qctor.sb_idx = bnx2x_vfq(vf, qid, sb_idx);
  312. bnx2x_vfop_opset(BNX2X_VFOP_QCTOR_INIT,
  313. bnx2x_vfop_qctor, cmd->done);
  314. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_qctor,
  315. cmd->block);
  316. }
  317. return -ENOMEM;
  318. }
  319. /* VFOP queue destruction */
  320. static void bnx2x_vfop_qdtor(struct bnx2x *bp, struct bnx2x_virtf *vf)
  321. {
  322. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  323. struct bnx2x_vfop_args_qdtor *qdtor = &vfop->args.qdtor;
  324. struct bnx2x_queue_state_params *q_params = &vfop->op_p->qctor.qstate;
  325. enum bnx2x_vfop_qdtor_state state = vfop->state;
  326. bnx2x_vfop_reset_wq(vf);
  327. if (vfop->rc < 0)
  328. goto op_err;
  329. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  330. switch (state) {
  331. case BNX2X_VFOP_QDTOR_HALT:
  332. /* has this queue already been stopped? */
  333. if (bnx2x_get_q_logical_state(bp, q_params->q_obj) ==
  334. BNX2X_Q_LOGICAL_STATE_STOPPED) {
  335. DP(BNX2X_MSG_IOV,
  336. "Entered qdtor but queue was already stopped. Aborting gracefully\n");
  337. goto op_done;
  338. }
  339. /* next state */
  340. vfop->state = BNX2X_VFOP_QDTOR_TERMINATE;
  341. q_params->cmd = BNX2X_Q_CMD_HALT;
  342. vfop->rc = bnx2x_queue_state_change(bp, q_params);
  343. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT);
  344. case BNX2X_VFOP_QDTOR_TERMINATE:
  345. /* next state */
  346. vfop->state = BNX2X_VFOP_QDTOR_CFCDEL;
  347. q_params->cmd = BNX2X_Q_CMD_TERMINATE;
  348. vfop->rc = bnx2x_queue_state_change(bp, q_params);
  349. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT);
  350. case BNX2X_VFOP_QDTOR_CFCDEL:
  351. /* next state */
  352. vfop->state = BNX2X_VFOP_QDTOR_DONE;
  353. q_params->cmd = BNX2X_Q_CMD_CFC_DEL;
  354. vfop->rc = bnx2x_queue_state_change(bp, q_params);
  355. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  356. op_err:
  357. BNX2X_ERR("QDTOR[%d:%d] error: cmd %d, rc %d\n",
  358. vf->abs_vfid, qdtor->qid, q_params->cmd, vfop->rc);
  359. op_done:
  360. case BNX2X_VFOP_QDTOR_DONE:
  361. /* invalidate the context */
  362. qdtor->cxt->ustorm_ag_context.cdu_usage = 0;
  363. qdtor->cxt->xstorm_ag_context.cdu_reserved = 0;
  364. bnx2x_vfop_end(bp, vf, vfop);
  365. return;
  366. default:
  367. bnx2x_vfop_default(state);
  368. }
  369. op_pending:
  370. return;
  371. }
  372. static int bnx2x_vfop_qdtor_cmd(struct bnx2x *bp,
  373. struct bnx2x_virtf *vf,
  374. struct bnx2x_vfop_cmd *cmd,
  375. int qid)
  376. {
  377. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  378. if (vfop) {
  379. struct bnx2x_queue_state_params *qstate =
  380. &vf->op_params.qctor.qstate;
  381. memset(qstate, 0, sizeof(*qstate));
  382. qstate->q_obj = &bnx2x_vfq(vf, qid, sp_obj);
  383. vfop->args.qdtor.qid = qid;
  384. vfop->args.qdtor.cxt = bnx2x_vfq(vf, qid, cxt);
  385. bnx2x_vfop_opset(BNX2X_VFOP_QDTOR_HALT,
  386. bnx2x_vfop_qdtor, cmd->done);
  387. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_qdtor,
  388. cmd->block);
  389. }
  390. DP(BNX2X_MSG_IOV, "VF[%d] failed to add a vfop.\n", vf->abs_vfid);
  391. return -ENOMEM;
  392. }
  393. static void
  394. bnx2x_vf_set_igu_info(struct bnx2x *bp, u8 igu_sb_id, u8 abs_vfid)
  395. {
  396. struct bnx2x_virtf *vf = bnx2x_vf_by_abs_fid(bp, abs_vfid);
  397. if (vf) {
  398. if (!vf_sb_count(vf))
  399. vf->igu_base_id = igu_sb_id;
  400. ++vf_sb_count(vf);
  401. }
  402. }
  403. /* VFOP MAC/VLAN helpers */
  404. static inline void bnx2x_vfop_credit(struct bnx2x *bp,
  405. struct bnx2x_vfop *vfop,
  406. struct bnx2x_vlan_mac_obj *obj)
  407. {
  408. struct bnx2x_vfop_args_filters *args = &vfop->args.filters;
  409. /* update credit only if there is no error
  410. * and a valid credit counter
  411. */
  412. if (!vfop->rc && args->credit) {
  413. int cnt = 0;
  414. struct list_head *pos;
  415. list_for_each(pos, &obj->head)
  416. cnt++;
  417. atomic_set(args->credit, cnt);
  418. }
  419. }
  420. static int bnx2x_vfop_set_user_req(struct bnx2x *bp,
  421. struct bnx2x_vfop_filter *pos,
  422. struct bnx2x_vlan_mac_data *user_req)
  423. {
  424. user_req->cmd = pos->add ? BNX2X_VLAN_MAC_ADD :
  425. BNX2X_VLAN_MAC_DEL;
  426. switch (pos->type) {
  427. case BNX2X_VFOP_FILTER_MAC:
  428. memcpy(user_req->u.mac.mac, pos->mac, ETH_ALEN);
  429. break;
  430. case BNX2X_VFOP_FILTER_VLAN:
  431. user_req->u.vlan.vlan = pos->vid;
  432. break;
  433. default:
  434. BNX2X_ERR("Invalid filter type, skipping\n");
  435. return 1;
  436. }
  437. return 0;
  438. }
  439. static int
  440. bnx2x_vfop_config_vlan0(struct bnx2x *bp,
  441. struct bnx2x_vlan_mac_ramrod_params *vlan_mac,
  442. bool add)
  443. {
  444. int rc;
  445. vlan_mac->user_req.cmd = add ? BNX2X_VLAN_MAC_ADD :
  446. BNX2X_VLAN_MAC_DEL;
  447. vlan_mac->user_req.u.vlan.vlan = 0;
  448. rc = bnx2x_config_vlan_mac(bp, vlan_mac);
  449. if (rc == -EEXIST)
  450. rc = 0;
  451. return rc;
  452. }
  453. static int bnx2x_vfop_config_list(struct bnx2x *bp,
  454. struct bnx2x_vfop_filters *filters,
  455. struct bnx2x_vlan_mac_ramrod_params *vlan_mac)
  456. {
  457. struct bnx2x_vfop_filter *pos, *tmp;
  458. struct list_head rollback_list, *filters_list = &filters->head;
  459. struct bnx2x_vlan_mac_data *user_req = &vlan_mac->user_req;
  460. int rc = 0, cnt = 0;
  461. INIT_LIST_HEAD(&rollback_list);
  462. list_for_each_entry_safe(pos, tmp, filters_list, link) {
  463. if (bnx2x_vfop_set_user_req(bp, pos, user_req))
  464. continue;
  465. rc = bnx2x_config_vlan_mac(bp, vlan_mac);
  466. if (rc >= 0) {
  467. cnt += pos->add ? 1 : -1;
  468. list_move(&pos->link, &rollback_list);
  469. rc = 0;
  470. } else if (rc == -EEXIST) {
  471. rc = 0;
  472. } else {
  473. BNX2X_ERR("Failed to add a new vlan_mac command\n");
  474. break;
  475. }
  476. }
  477. /* rollback if error or too many rules added */
  478. if (rc || cnt > filters->add_cnt) {
  479. BNX2X_ERR("error or too many rules added. Performing rollback\n");
  480. list_for_each_entry_safe(pos, tmp, &rollback_list, link) {
  481. pos->add = !pos->add; /* reverse op */
  482. bnx2x_vfop_set_user_req(bp, pos, user_req);
  483. bnx2x_config_vlan_mac(bp, vlan_mac);
  484. list_del(&pos->link);
  485. }
  486. cnt = 0;
  487. if (!rc)
  488. rc = -EINVAL;
  489. }
  490. filters->add_cnt = cnt;
  491. return rc;
  492. }
  493. /* VFOP set VLAN/MAC */
  494. static void bnx2x_vfop_vlan_mac(struct bnx2x *bp, struct bnx2x_virtf *vf)
  495. {
  496. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  497. struct bnx2x_vlan_mac_ramrod_params *vlan_mac = &vfop->op_p->vlan_mac;
  498. struct bnx2x_vlan_mac_obj *obj = vlan_mac->vlan_mac_obj;
  499. struct bnx2x_vfop_filters *filters = vfop->args.filters.multi_filter;
  500. enum bnx2x_vfop_vlan_mac_state state = vfop->state;
  501. if (vfop->rc < 0)
  502. goto op_err;
  503. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  504. bnx2x_vfop_reset_wq(vf);
  505. switch (state) {
  506. case BNX2X_VFOP_VLAN_MAC_CLEAR:
  507. /* next state */
  508. vfop->state = BNX2X_VFOP_VLAN_MAC_CHK_DONE;
  509. /* do delete */
  510. vfop->rc = obj->delete_all(bp, obj,
  511. &vlan_mac->user_req.vlan_mac_flags,
  512. &vlan_mac->ramrod_flags);
  513. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  514. case BNX2X_VFOP_VLAN_MAC_CONFIG_SINGLE:
  515. /* next state */
  516. vfop->state = BNX2X_VFOP_VLAN_MAC_CHK_DONE;
  517. /* do config */
  518. vfop->rc = bnx2x_config_vlan_mac(bp, vlan_mac);
  519. if (vfop->rc == -EEXIST)
  520. vfop->rc = 0;
  521. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  522. case BNX2X_VFOP_VLAN_MAC_CHK_DONE:
  523. vfop->rc = !!obj->raw.check_pending(&obj->raw);
  524. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  525. case BNX2X_VFOP_MAC_CONFIG_LIST:
  526. /* next state */
  527. vfop->state = BNX2X_VFOP_VLAN_MAC_CHK_DONE;
  528. /* do list config */
  529. vfop->rc = bnx2x_vfop_config_list(bp, filters, vlan_mac);
  530. if (vfop->rc)
  531. goto op_err;
  532. set_bit(RAMROD_CONT, &vlan_mac->ramrod_flags);
  533. vfop->rc = bnx2x_config_vlan_mac(bp, vlan_mac);
  534. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  535. case BNX2X_VFOP_VLAN_CONFIG_LIST:
  536. /* next state */
  537. vfop->state = BNX2X_VFOP_VLAN_CONFIG_LIST_0;
  538. /* remove vlan0 - could be no-op */
  539. vfop->rc = bnx2x_vfop_config_vlan0(bp, vlan_mac, false);
  540. if (vfop->rc)
  541. goto op_err;
  542. /* Do vlan list config. if this operation fails we try to
  543. * restore vlan0 to keep the queue is working order
  544. */
  545. vfop->rc = bnx2x_vfop_config_list(bp, filters, vlan_mac);
  546. if (!vfop->rc) {
  547. set_bit(RAMROD_CONT, &vlan_mac->ramrod_flags);
  548. vfop->rc = bnx2x_config_vlan_mac(bp, vlan_mac);
  549. }
  550. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT); /* fall-through */
  551. case BNX2X_VFOP_VLAN_CONFIG_LIST_0:
  552. /* next state */
  553. vfop->state = BNX2X_VFOP_VLAN_MAC_CHK_DONE;
  554. if (list_empty(&obj->head))
  555. /* add vlan0 */
  556. vfop->rc = bnx2x_vfop_config_vlan0(bp, vlan_mac, true);
  557. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  558. default:
  559. bnx2x_vfop_default(state);
  560. }
  561. op_err:
  562. BNX2X_ERR("VLAN-MAC error: rc %d\n", vfop->rc);
  563. op_done:
  564. kfree(filters);
  565. bnx2x_vfop_credit(bp, vfop, obj);
  566. bnx2x_vfop_end(bp, vf, vfop);
  567. op_pending:
  568. return;
  569. }
  570. struct bnx2x_vfop_vlan_mac_flags {
  571. bool drv_only;
  572. bool dont_consume;
  573. bool single_cmd;
  574. bool add;
  575. };
  576. static void
  577. bnx2x_vfop_vlan_mac_prep_ramrod(struct bnx2x_vlan_mac_ramrod_params *ramrod,
  578. struct bnx2x_vfop_vlan_mac_flags *flags)
  579. {
  580. struct bnx2x_vlan_mac_data *ureq = &ramrod->user_req;
  581. memset(ramrod, 0, sizeof(*ramrod));
  582. /* ramrod flags */
  583. if (flags->drv_only)
  584. set_bit(RAMROD_DRV_CLR_ONLY, &ramrod->ramrod_flags);
  585. if (flags->single_cmd)
  586. set_bit(RAMROD_EXEC, &ramrod->ramrod_flags);
  587. /* mac_vlan flags */
  588. if (flags->dont_consume)
  589. set_bit(BNX2X_DONT_CONSUME_CAM_CREDIT, &ureq->vlan_mac_flags);
  590. /* cmd */
  591. ureq->cmd = flags->add ? BNX2X_VLAN_MAC_ADD : BNX2X_VLAN_MAC_DEL;
  592. }
  593. static inline void
  594. bnx2x_vfop_mac_prep_ramrod(struct bnx2x_vlan_mac_ramrod_params *ramrod,
  595. struct bnx2x_vfop_vlan_mac_flags *flags)
  596. {
  597. bnx2x_vfop_vlan_mac_prep_ramrod(ramrod, flags);
  598. set_bit(BNX2X_ETH_MAC, &ramrod->user_req.vlan_mac_flags);
  599. }
  600. static int bnx2x_vfop_mac_delall_cmd(struct bnx2x *bp,
  601. struct bnx2x_virtf *vf,
  602. struct bnx2x_vfop_cmd *cmd,
  603. int qid, bool drv_only)
  604. {
  605. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  606. if (vfop) {
  607. struct bnx2x_vfop_args_filters filters = {
  608. .multi_filter = NULL, /* single */
  609. .credit = NULL, /* consume credit */
  610. };
  611. struct bnx2x_vfop_vlan_mac_flags flags = {
  612. .drv_only = drv_only,
  613. .dont_consume = (filters.credit != NULL),
  614. .single_cmd = true,
  615. .add = false /* don't care */,
  616. };
  617. struct bnx2x_vlan_mac_ramrod_params *ramrod =
  618. &vf->op_params.vlan_mac;
  619. /* set ramrod params */
  620. bnx2x_vfop_mac_prep_ramrod(ramrod, &flags);
  621. /* set object */
  622. ramrod->vlan_mac_obj = &bnx2x_vfq(vf, qid, mac_obj);
  623. /* set extra args */
  624. vfop->args.filters = filters;
  625. bnx2x_vfop_opset(BNX2X_VFOP_VLAN_MAC_CLEAR,
  626. bnx2x_vfop_vlan_mac, cmd->done);
  627. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_vlan_mac,
  628. cmd->block);
  629. }
  630. return -ENOMEM;
  631. }
  632. int bnx2x_vfop_mac_list_cmd(struct bnx2x *bp,
  633. struct bnx2x_virtf *vf,
  634. struct bnx2x_vfop_cmd *cmd,
  635. struct bnx2x_vfop_filters *macs,
  636. int qid, bool drv_only)
  637. {
  638. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  639. if (vfop) {
  640. struct bnx2x_vfop_args_filters filters = {
  641. .multi_filter = macs,
  642. .credit = NULL, /* consume credit */
  643. };
  644. struct bnx2x_vfop_vlan_mac_flags flags = {
  645. .drv_only = drv_only,
  646. .dont_consume = (filters.credit != NULL),
  647. .single_cmd = false,
  648. .add = false, /* don't care since only the items in the
  649. * filters list affect the sp operation,
  650. * not the list itself
  651. */
  652. };
  653. struct bnx2x_vlan_mac_ramrod_params *ramrod =
  654. &vf->op_params.vlan_mac;
  655. /* set ramrod params */
  656. bnx2x_vfop_mac_prep_ramrod(ramrod, &flags);
  657. /* set object */
  658. ramrod->vlan_mac_obj = &bnx2x_vfq(vf, qid, mac_obj);
  659. /* set extra args */
  660. filters.multi_filter->add_cnt = BNX2X_VFOP_FILTER_ADD_CNT_MAX;
  661. vfop->args.filters = filters;
  662. bnx2x_vfop_opset(BNX2X_VFOP_MAC_CONFIG_LIST,
  663. bnx2x_vfop_vlan_mac, cmd->done);
  664. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_vlan_mac,
  665. cmd->block);
  666. }
  667. return -ENOMEM;
  668. }
  669. int bnx2x_vfop_vlan_set_cmd(struct bnx2x *bp,
  670. struct bnx2x_virtf *vf,
  671. struct bnx2x_vfop_cmd *cmd,
  672. int qid, u16 vid, bool add)
  673. {
  674. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  675. if (vfop) {
  676. struct bnx2x_vfop_args_filters filters = {
  677. .multi_filter = NULL, /* single command */
  678. .credit = &bnx2x_vfq(vf, qid, vlan_count),
  679. };
  680. struct bnx2x_vfop_vlan_mac_flags flags = {
  681. .drv_only = false,
  682. .dont_consume = (filters.credit != NULL),
  683. .single_cmd = true,
  684. .add = add,
  685. };
  686. struct bnx2x_vlan_mac_ramrod_params *ramrod =
  687. &vf->op_params.vlan_mac;
  688. /* set ramrod params */
  689. bnx2x_vfop_vlan_mac_prep_ramrod(ramrod, &flags);
  690. ramrod->user_req.u.vlan.vlan = vid;
  691. /* set object */
  692. ramrod->vlan_mac_obj = &bnx2x_vfq(vf, qid, vlan_obj);
  693. /* set extra args */
  694. vfop->args.filters = filters;
  695. bnx2x_vfop_opset(BNX2X_VFOP_VLAN_MAC_CONFIG_SINGLE,
  696. bnx2x_vfop_vlan_mac, cmd->done);
  697. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_vlan_mac,
  698. cmd->block);
  699. }
  700. return -ENOMEM;
  701. }
  702. static int bnx2x_vfop_vlan_delall_cmd(struct bnx2x *bp,
  703. struct bnx2x_virtf *vf,
  704. struct bnx2x_vfop_cmd *cmd,
  705. int qid, bool drv_only)
  706. {
  707. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  708. if (vfop) {
  709. struct bnx2x_vfop_args_filters filters = {
  710. .multi_filter = NULL, /* single command */
  711. .credit = &bnx2x_vfq(vf, qid, vlan_count),
  712. };
  713. struct bnx2x_vfop_vlan_mac_flags flags = {
  714. .drv_only = drv_only,
  715. .dont_consume = (filters.credit != NULL),
  716. .single_cmd = true,
  717. .add = false, /* don't care */
  718. };
  719. struct bnx2x_vlan_mac_ramrod_params *ramrod =
  720. &vf->op_params.vlan_mac;
  721. /* set ramrod params */
  722. bnx2x_vfop_vlan_mac_prep_ramrod(ramrod, &flags);
  723. /* set object */
  724. ramrod->vlan_mac_obj = &bnx2x_vfq(vf, qid, vlan_obj);
  725. /* set extra args */
  726. vfop->args.filters = filters;
  727. bnx2x_vfop_opset(BNX2X_VFOP_VLAN_MAC_CLEAR,
  728. bnx2x_vfop_vlan_mac, cmd->done);
  729. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_vlan_mac,
  730. cmd->block);
  731. }
  732. return -ENOMEM;
  733. }
  734. int bnx2x_vfop_vlan_list_cmd(struct bnx2x *bp,
  735. struct bnx2x_virtf *vf,
  736. struct bnx2x_vfop_cmd *cmd,
  737. struct bnx2x_vfop_filters *vlans,
  738. int qid, bool drv_only)
  739. {
  740. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  741. if (vfop) {
  742. struct bnx2x_vfop_args_filters filters = {
  743. .multi_filter = vlans,
  744. .credit = &bnx2x_vfq(vf, qid, vlan_count),
  745. };
  746. struct bnx2x_vfop_vlan_mac_flags flags = {
  747. .drv_only = drv_only,
  748. .dont_consume = (filters.credit != NULL),
  749. .single_cmd = false,
  750. .add = false, /* don't care */
  751. };
  752. struct bnx2x_vlan_mac_ramrod_params *ramrod =
  753. &vf->op_params.vlan_mac;
  754. /* set ramrod params */
  755. bnx2x_vfop_vlan_mac_prep_ramrod(ramrod, &flags);
  756. /* set object */
  757. ramrod->vlan_mac_obj = &bnx2x_vfq(vf, qid, vlan_obj);
  758. /* set extra args */
  759. filters.multi_filter->add_cnt = vf_vlan_rules_cnt(vf) -
  760. atomic_read(filters.credit);
  761. vfop->args.filters = filters;
  762. bnx2x_vfop_opset(BNX2X_VFOP_VLAN_CONFIG_LIST,
  763. bnx2x_vfop_vlan_mac, cmd->done);
  764. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_vlan_mac,
  765. cmd->block);
  766. }
  767. return -ENOMEM;
  768. }
  769. /* VFOP queue setup (queue constructor + set vlan 0) */
  770. static void bnx2x_vfop_qsetup(struct bnx2x *bp, struct bnx2x_virtf *vf)
  771. {
  772. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  773. int qid = vfop->args.qctor.qid;
  774. enum bnx2x_vfop_qsetup_state state = vfop->state;
  775. struct bnx2x_vfop_cmd cmd = {
  776. .done = bnx2x_vfop_qsetup,
  777. .block = false,
  778. };
  779. if (vfop->rc < 0)
  780. goto op_err;
  781. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  782. switch (state) {
  783. case BNX2X_VFOP_QSETUP_CTOR:
  784. /* init the queue ctor command */
  785. vfop->state = BNX2X_VFOP_QSETUP_VLAN0;
  786. vfop->rc = bnx2x_vfop_qctor_cmd(bp, vf, &cmd, qid);
  787. if (vfop->rc)
  788. goto op_err;
  789. return;
  790. case BNX2X_VFOP_QSETUP_VLAN0:
  791. /* skip if non-leading or FPGA/EMU*/
  792. if (qid)
  793. goto op_done;
  794. /* init the queue set-vlan command (for vlan 0) */
  795. vfop->state = BNX2X_VFOP_QSETUP_DONE;
  796. vfop->rc = bnx2x_vfop_vlan_set_cmd(bp, vf, &cmd, qid, 0, true);
  797. if (vfop->rc)
  798. goto op_err;
  799. return;
  800. op_err:
  801. BNX2X_ERR("QSETUP[%d:%d] error: rc %d\n", vf->abs_vfid, qid, vfop->rc);
  802. op_done:
  803. case BNX2X_VFOP_QSETUP_DONE:
  804. vf->cfg_flags |= VF_CFG_VLAN;
  805. smp_mb__before_clear_bit();
  806. set_bit(BNX2X_SP_RTNL_HYPERVISOR_VLAN,
  807. &bp->sp_rtnl_state);
  808. smp_mb__after_clear_bit();
  809. schedule_delayed_work(&bp->sp_rtnl_task, 0);
  810. bnx2x_vfop_end(bp, vf, vfop);
  811. return;
  812. default:
  813. bnx2x_vfop_default(state);
  814. }
  815. }
  816. int bnx2x_vfop_qsetup_cmd(struct bnx2x *bp,
  817. struct bnx2x_virtf *vf,
  818. struct bnx2x_vfop_cmd *cmd,
  819. int qid)
  820. {
  821. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  822. if (vfop) {
  823. vfop->args.qctor.qid = qid;
  824. bnx2x_vfop_opset(BNX2X_VFOP_QSETUP_CTOR,
  825. bnx2x_vfop_qsetup, cmd->done);
  826. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_qsetup,
  827. cmd->block);
  828. }
  829. return -ENOMEM;
  830. }
  831. /* VFOP queue FLR handling (clear vlans, clear macs, queue destructor) */
  832. static void bnx2x_vfop_qflr(struct bnx2x *bp, struct bnx2x_virtf *vf)
  833. {
  834. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  835. int qid = vfop->args.qx.qid;
  836. enum bnx2x_vfop_qflr_state state = vfop->state;
  837. struct bnx2x_queue_state_params *qstate;
  838. struct bnx2x_vfop_cmd cmd;
  839. bnx2x_vfop_reset_wq(vf);
  840. if (vfop->rc < 0)
  841. goto op_err;
  842. DP(BNX2X_MSG_IOV, "VF[%d] STATE: %d\n", vf->abs_vfid, state);
  843. cmd.done = bnx2x_vfop_qflr;
  844. cmd.block = false;
  845. switch (state) {
  846. case BNX2X_VFOP_QFLR_CLR_VLAN:
  847. /* vlan-clear-all: driver-only, don't consume credit */
  848. vfop->state = BNX2X_VFOP_QFLR_CLR_MAC;
  849. vfop->rc = bnx2x_vfop_vlan_delall_cmd(bp, vf, &cmd, qid, true);
  850. if (vfop->rc)
  851. goto op_err;
  852. return;
  853. case BNX2X_VFOP_QFLR_CLR_MAC:
  854. /* mac-clear-all: driver only consume credit */
  855. vfop->state = BNX2X_VFOP_QFLR_TERMINATE;
  856. vfop->rc = bnx2x_vfop_mac_delall_cmd(bp, vf, &cmd, qid, true);
  857. DP(BNX2X_MSG_IOV,
  858. "VF[%d] vfop->rc after bnx2x_vfop_mac_delall_cmd was %d",
  859. vf->abs_vfid, vfop->rc);
  860. if (vfop->rc)
  861. goto op_err;
  862. return;
  863. case BNX2X_VFOP_QFLR_TERMINATE:
  864. qstate = &vfop->op_p->qctor.qstate;
  865. memset(qstate , 0, sizeof(*qstate));
  866. qstate->q_obj = &bnx2x_vfq(vf, qid, sp_obj);
  867. vfop->state = BNX2X_VFOP_QFLR_DONE;
  868. DP(BNX2X_MSG_IOV, "VF[%d] qstate during flr was %d\n",
  869. vf->abs_vfid, qstate->q_obj->state);
  870. if (qstate->q_obj->state != BNX2X_Q_STATE_RESET) {
  871. qstate->q_obj->state = BNX2X_Q_STATE_STOPPED;
  872. qstate->cmd = BNX2X_Q_CMD_TERMINATE;
  873. vfop->rc = bnx2x_queue_state_change(bp, qstate);
  874. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_VERIFY_PEND);
  875. } else {
  876. goto op_done;
  877. }
  878. op_err:
  879. BNX2X_ERR("QFLR[%d:%d] error: rc %d\n",
  880. vf->abs_vfid, qid, vfop->rc);
  881. op_done:
  882. case BNX2X_VFOP_QFLR_DONE:
  883. bnx2x_vfop_end(bp, vf, vfop);
  884. return;
  885. default:
  886. bnx2x_vfop_default(state);
  887. }
  888. op_pending:
  889. return;
  890. }
  891. static int bnx2x_vfop_qflr_cmd(struct bnx2x *bp,
  892. struct bnx2x_virtf *vf,
  893. struct bnx2x_vfop_cmd *cmd,
  894. int qid)
  895. {
  896. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  897. if (vfop) {
  898. vfop->args.qx.qid = qid;
  899. bnx2x_vfop_opset(BNX2X_VFOP_QFLR_CLR_VLAN,
  900. bnx2x_vfop_qflr, cmd->done);
  901. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_qflr,
  902. cmd->block);
  903. }
  904. return -ENOMEM;
  905. }
  906. /* VFOP multi-casts */
  907. static void bnx2x_vfop_mcast(struct bnx2x *bp, struct bnx2x_virtf *vf)
  908. {
  909. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  910. struct bnx2x_mcast_ramrod_params *mcast = &vfop->op_p->mcast;
  911. struct bnx2x_raw_obj *raw = &mcast->mcast_obj->raw;
  912. struct bnx2x_vfop_args_mcast *args = &vfop->args.mc_list;
  913. enum bnx2x_vfop_mcast_state state = vfop->state;
  914. int i;
  915. bnx2x_vfop_reset_wq(vf);
  916. if (vfop->rc < 0)
  917. goto op_err;
  918. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  919. switch (state) {
  920. case BNX2X_VFOP_MCAST_DEL:
  921. /* clear existing mcasts */
  922. vfop->state = BNX2X_VFOP_MCAST_ADD;
  923. vfop->rc = bnx2x_config_mcast(bp, mcast, BNX2X_MCAST_CMD_DEL);
  924. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_CONT);
  925. case BNX2X_VFOP_MCAST_ADD:
  926. if (raw->check_pending(raw))
  927. goto op_pending;
  928. if (args->mc_num) {
  929. /* update mcast list on the ramrod params */
  930. INIT_LIST_HEAD(&mcast->mcast_list);
  931. for (i = 0; i < args->mc_num; i++)
  932. list_add_tail(&(args->mc[i].link),
  933. &mcast->mcast_list);
  934. /* add new mcasts */
  935. vfop->state = BNX2X_VFOP_MCAST_CHK_DONE;
  936. vfop->rc = bnx2x_config_mcast(bp, mcast,
  937. BNX2X_MCAST_CMD_ADD);
  938. }
  939. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  940. case BNX2X_VFOP_MCAST_CHK_DONE:
  941. vfop->rc = raw->check_pending(raw) ? 1 : 0;
  942. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  943. default:
  944. bnx2x_vfop_default(state);
  945. }
  946. op_err:
  947. BNX2X_ERR("MCAST CONFIG error: rc %d\n", vfop->rc);
  948. op_done:
  949. kfree(args->mc);
  950. bnx2x_vfop_end(bp, vf, vfop);
  951. op_pending:
  952. return;
  953. }
  954. int bnx2x_vfop_mcast_cmd(struct bnx2x *bp,
  955. struct bnx2x_virtf *vf,
  956. struct bnx2x_vfop_cmd *cmd,
  957. bnx2x_mac_addr_t *mcasts,
  958. int mcast_num, bool drv_only)
  959. {
  960. struct bnx2x_vfop *vfop = NULL;
  961. size_t mc_sz = mcast_num * sizeof(struct bnx2x_mcast_list_elem);
  962. struct bnx2x_mcast_list_elem *mc = mc_sz ? kzalloc(mc_sz, GFP_KERNEL) :
  963. NULL;
  964. if (!mc_sz || mc) {
  965. vfop = bnx2x_vfop_add(bp, vf);
  966. if (vfop) {
  967. int i;
  968. struct bnx2x_mcast_ramrod_params *ramrod =
  969. &vf->op_params.mcast;
  970. /* set ramrod params */
  971. memset(ramrod, 0, sizeof(*ramrod));
  972. ramrod->mcast_obj = &vf->mcast_obj;
  973. if (drv_only)
  974. set_bit(RAMROD_DRV_CLR_ONLY,
  975. &ramrod->ramrod_flags);
  976. /* copy mcasts pointers */
  977. vfop->args.mc_list.mc_num = mcast_num;
  978. vfop->args.mc_list.mc = mc;
  979. for (i = 0; i < mcast_num; i++)
  980. mc[i].mac = mcasts[i];
  981. bnx2x_vfop_opset(BNX2X_VFOP_MCAST_DEL,
  982. bnx2x_vfop_mcast, cmd->done);
  983. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_mcast,
  984. cmd->block);
  985. } else {
  986. kfree(mc);
  987. }
  988. }
  989. return -ENOMEM;
  990. }
  991. /* VFOP rx-mode */
  992. static void bnx2x_vfop_rxmode(struct bnx2x *bp, struct bnx2x_virtf *vf)
  993. {
  994. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  995. struct bnx2x_rx_mode_ramrod_params *ramrod = &vfop->op_p->rx_mode;
  996. enum bnx2x_vfop_rxmode_state state = vfop->state;
  997. bnx2x_vfop_reset_wq(vf);
  998. if (vfop->rc < 0)
  999. goto op_err;
  1000. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  1001. switch (state) {
  1002. case BNX2X_VFOP_RXMODE_CONFIG:
  1003. /* next state */
  1004. vfop->state = BNX2X_VFOP_RXMODE_DONE;
  1005. vfop->rc = bnx2x_config_rx_mode(bp, ramrod);
  1006. bnx2x_vfop_finalize(vf, vfop->rc, VFOP_DONE);
  1007. op_err:
  1008. BNX2X_ERR("RXMODE error: rc %d\n", vfop->rc);
  1009. op_done:
  1010. case BNX2X_VFOP_RXMODE_DONE:
  1011. bnx2x_vfop_end(bp, vf, vfop);
  1012. return;
  1013. default:
  1014. bnx2x_vfop_default(state);
  1015. }
  1016. op_pending:
  1017. return;
  1018. }
  1019. int bnx2x_vfop_rxmode_cmd(struct bnx2x *bp,
  1020. struct bnx2x_virtf *vf,
  1021. struct bnx2x_vfop_cmd *cmd,
  1022. int qid, unsigned long accept_flags)
  1023. {
  1024. struct bnx2x_vf_queue *vfq = vfq_get(vf, qid);
  1025. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  1026. if (vfop) {
  1027. struct bnx2x_rx_mode_ramrod_params *ramrod =
  1028. &vf->op_params.rx_mode;
  1029. memset(ramrod, 0, sizeof(*ramrod));
  1030. /* Prepare ramrod parameters */
  1031. ramrod->cid = vfq->cid;
  1032. ramrod->cl_id = vfq_cl_id(vf, vfq);
  1033. ramrod->rx_mode_obj = &bp->rx_mode_obj;
  1034. ramrod->func_id = FW_VF_HANDLE(vf->abs_vfid);
  1035. ramrod->rx_accept_flags = accept_flags;
  1036. ramrod->tx_accept_flags = accept_flags;
  1037. ramrod->pstate = &vf->filter_state;
  1038. ramrod->state = BNX2X_FILTER_RX_MODE_PENDING;
  1039. set_bit(BNX2X_FILTER_RX_MODE_PENDING, &vf->filter_state);
  1040. set_bit(RAMROD_RX, &ramrod->ramrod_flags);
  1041. set_bit(RAMROD_TX, &ramrod->ramrod_flags);
  1042. ramrod->rdata =
  1043. bnx2x_vf_sp(bp, vf, rx_mode_rdata.e2);
  1044. ramrod->rdata_mapping =
  1045. bnx2x_vf_sp_map(bp, vf, rx_mode_rdata.e2);
  1046. bnx2x_vfop_opset(BNX2X_VFOP_RXMODE_CONFIG,
  1047. bnx2x_vfop_rxmode, cmd->done);
  1048. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_rxmode,
  1049. cmd->block);
  1050. }
  1051. return -ENOMEM;
  1052. }
  1053. /* VFOP queue tear-down ('drop all' rx-mode, clear vlans, clear macs,
  1054. * queue destructor)
  1055. */
  1056. static void bnx2x_vfop_qdown(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1057. {
  1058. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  1059. int qid = vfop->args.qx.qid;
  1060. enum bnx2x_vfop_qteardown_state state = vfop->state;
  1061. struct bnx2x_vfop_cmd cmd;
  1062. if (vfop->rc < 0)
  1063. goto op_err;
  1064. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  1065. cmd.done = bnx2x_vfop_qdown;
  1066. cmd.block = false;
  1067. switch (state) {
  1068. case BNX2X_VFOP_QTEARDOWN_RXMODE:
  1069. /* Drop all */
  1070. vfop->state = BNX2X_VFOP_QTEARDOWN_CLR_VLAN;
  1071. vfop->rc = bnx2x_vfop_rxmode_cmd(bp, vf, &cmd, qid, 0);
  1072. if (vfop->rc)
  1073. goto op_err;
  1074. return;
  1075. case BNX2X_VFOP_QTEARDOWN_CLR_VLAN:
  1076. /* vlan-clear-all: don't consume credit */
  1077. vfop->state = BNX2X_VFOP_QTEARDOWN_CLR_MAC;
  1078. vfop->rc = bnx2x_vfop_vlan_delall_cmd(bp, vf, &cmd, qid, false);
  1079. if (vfop->rc)
  1080. goto op_err;
  1081. return;
  1082. case BNX2X_VFOP_QTEARDOWN_CLR_MAC:
  1083. /* mac-clear-all: consume credit */
  1084. vfop->state = BNX2X_VFOP_QTEARDOWN_QDTOR;
  1085. vfop->rc = bnx2x_vfop_mac_delall_cmd(bp, vf, &cmd, qid, false);
  1086. if (vfop->rc)
  1087. goto op_err;
  1088. return;
  1089. case BNX2X_VFOP_QTEARDOWN_QDTOR:
  1090. /* run the queue destruction flow */
  1091. DP(BNX2X_MSG_IOV, "case: BNX2X_VFOP_QTEARDOWN_QDTOR\n");
  1092. vfop->state = BNX2X_VFOP_QTEARDOWN_DONE;
  1093. DP(BNX2X_MSG_IOV, "new state: BNX2X_VFOP_QTEARDOWN_DONE\n");
  1094. vfop->rc = bnx2x_vfop_qdtor_cmd(bp, vf, &cmd, qid);
  1095. DP(BNX2X_MSG_IOV, "returned from cmd\n");
  1096. if (vfop->rc)
  1097. goto op_err;
  1098. return;
  1099. op_err:
  1100. BNX2X_ERR("QTEARDOWN[%d:%d] error: rc %d\n",
  1101. vf->abs_vfid, qid, vfop->rc);
  1102. case BNX2X_VFOP_QTEARDOWN_DONE:
  1103. bnx2x_vfop_end(bp, vf, vfop);
  1104. return;
  1105. default:
  1106. bnx2x_vfop_default(state);
  1107. }
  1108. }
  1109. int bnx2x_vfop_qdown_cmd(struct bnx2x *bp,
  1110. struct bnx2x_virtf *vf,
  1111. struct bnx2x_vfop_cmd *cmd,
  1112. int qid)
  1113. {
  1114. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  1115. if (vfop) {
  1116. vfop->args.qx.qid = qid;
  1117. bnx2x_vfop_opset(BNX2X_VFOP_QTEARDOWN_RXMODE,
  1118. bnx2x_vfop_qdown, cmd->done);
  1119. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_qdown,
  1120. cmd->block);
  1121. }
  1122. return -ENOMEM;
  1123. }
  1124. /* VF enable primitives
  1125. * when pretend is required the caller is responsible
  1126. * for calling pretend prior to calling these routines
  1127. */
  1128. /* internal vf enable - until vf is enabled internally all transactions
  1129. * are blocked. this routine should always be called last with pretend.
  1130. */
  1131. static void bnx2x_vf_enable_internal(struct bnx2x *bp, u8 enable)
  1132. {
  1133. REG_WR(bp, PGLUE_B_REG_INTERNAL_VFID_ENABLE, enable ? 1 : 0);
  1134. }
  1135. /* clears vf error in all semi blocks */
  1136. static void bnx2x_vf_semi_clear_err(struct bnx2x *bp, u8 abs_vfid)
  1137. {
  1138. REG_WR(bp, TSEM_REG_VFPF_ERR_NUM, abs_vfid);
  1139. REG_WR(bp, USEM_REG_VFPF_ERR_NUM, abs_vfid);
  1140. REG_WR(bp, CSEM_REG_VFPF_ERR_NUM, abs_vfid);
  1141. REG_WR(bp, XSEM_REG_VFPF_ERR_NUM, abs_vfid);
  1142. }
  1143. static void bnx2x_vf_pglue_clear_err(struct bnx2x *bp, u8 abs_vfid)
  1144. {
  1145. u32 was_err_group = (2 * BP_PATH(bp) + abs_vfid) >> 5;
  1146. u32 was_err_reg = 0;
  1147. switch (was_err_group) {
  1148. case 0:
  1149. was_err_reg = PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR;
  1150. break;
  1151. case 1:
  1152. was_err_reg = PGLUE_B_REG_WAS_ERROR_VF_63_32_CLR;
  1153. break;
  1154. case 2:
  1155. was_err_reg = PGLUE_B_REG_WAS_ERROR_VF_95_64_CLR;
  1156. break;
  1157. case 3:
  1158. was_err_reg = PGLUE_B_REG_WAS_ERROR_VF_127_96_CLR;
  1159. break;
  1160. }
  1161. REG_WR(bp, was_err_reg, 1 << (abs_vfid & 0x1f));
  1162. }
  1163. static void bnx2x_vf_igu_reset(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1164. {
  1165. int i;
  1166. u32 val;
  1167. /* Set VF masks and configuration - pretend */
  1168. bnx2x_pretend_func(bp, HW_VF_HANDLE(bp, vf->abs_vfid));
  1169. REG_WR(bp, IGU_REG_SB_INT_BEFORE_MASK_LSB, 0);
  1170. REG_WR(bp, IGU_REG_SB_INT_BEFORE_MASK_MSB, 0);
  1171. REG_WR(bp, IGU_REG_SB_MASK_LSB, 0);
  1172. REG_WR(bp, IGU_REG_SB_MASK_MSB, 0);
  1173. REG_WR(bp, IGU_REG_PBA_STATUS_LSB, 0);
  1174. REG_WR(bp, IGU_REG_PBA_STATUS_MSB, 0);
  1175. val = REG_RD(bp, IGU_REG_VF_CONFIGURATION);
  1176. val |= (IGU_VF_CONF_FUNC_EN | IGU_VF_CONF_MSI_MSIX_EN);
  1177. if (vf->cfg_flags & VF_CFG_INT_SIMD)
  1178. val |= IGU_VF_CONF_SINGLE_ISR_EN;
  1179. val &= ~IGU_VF_CONF_PARENT_MASK;
  1180. val |= BP_FUNC(bp) << IGU_VF_CONF_PARENT_SHIFT; /* parent PF */
  1181. REG_WR(bp, IGU_REG_VF_CONFIGURATION, val);
  1182. DP(BNX2X_MSG_IOV,
  1183. "value in IGU_REG_VF_CONFIGURATION of vf %d after write %x\n",
  1184. vf->abs_vfid, REG_RD(bp, IGU_REG_VF_CONFIGURATION));
  1185. bnx2x_pretend_func(bp, BP_ABS_FUNC(bp));
  1186. /* iterate over all queues, clear sb consumer */
  1187. for (i = 0; i < vf_sb_count(vf); i++) {
  1188. u8 igu_sb_id = vf_igu_sb(vf, i);
  1189. /* zero prod memory */
  1190. REG_WR(bp, IGU_REG_PROD_CONS_MEMORY + igu_sb_id * 4, 0);
  1191. /* clear sb state machine */
  1192. bnx2x_igu_clear_sb_gen(bp, vf->abs_vfid, igu_sb_id,
  1193. false /* VF */);
  1194. /* disable + update */
  1195. bnx2x_vf_igu_ack_sb(bp, vf, igu_sb_id, USTORM_ID, 0,
  1196. IGU_INT_DISABLE, 1);
  1197. }
  1198. }
  1199. void bnx2x_vf_enable_access(struct bnx2x *bp, u8 abs_vfid)
  1200. {
  1201. /* set the VF-PF association in the FW */
  1202. storm_memset_vf_to_pf(bp, FW_VF_HANDLE(abs_vfid), BP_FUNC(bp));
  1203. storm_memset_func_en(bp, FW_VF_HANDLE(abs_vfid), 1);
  1204. /* clear vf errors*/
  1205. bnx2x_vf_semi_clear_err(bp, abs_vfid);
  1206. bnx2x_vf_pglue_clear_err(bp, abs_vfid);
  1207. /* internal vf-enable - pretend */
  1208. bnx2x_pretend_func(bp, HW_VF_HANDLE(bp, abs_vfid));
  1209. DP(BNX2X_MSG_IOV, "enabling internal access for vf %x\n", abs_vfid);
  1210. bnx2x_vf_enable_internal(bp, true);
  1211. bnx2x_pretend_func(bp, BP_ABS_FUNC(bp));
  1212. }
  1213. static void bnx2x_vf_enable_traffic(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1214. {
  1215. /* Reset vf in IGU interrupts are still disabled */
  1216. bnx2x_vf_igu_reset(bp, vf);
  1217. /* pretend to enable the vf with the PBF */
  1218. bnx2x_pretend_func(bp, HW_VF_HANDLE(bp, vf->abs_vfid));
  1219. REG_WR(bp, PBF_REG_DISABLE_VF, 0);
  1220. bnx2x_pretend_func(bp, BP_ABS_FUNC(bp));
  1221. }
  1222. static u8 bnx2x_vf_is_pcie_pending(struct bnx2x *bp, u8 abs_vfid)
  1223. {
  1224. struct pci_dev *dev;
  1225. struct bnx2x_virtf *vf = bnx2x_vf_by_abs_fid(bp, abs_vfid);
  1226. if (!vf)
  1227. goto unknown_dev;
  1228. dev = pci_get_bus_and_slot(vf->bus, vf->devfn);
  1229. if (dev)
  1230. return bnx2x_is_pcie_pending(dev);
  1231. unknown_dev:
  1232. return false;
  1233. }
  1234. int bnx2x_vf_flr_clnup_epilog(struct bnx2x *bp, u8 abs_vfid)
  1235. {
  1236. /* Wait 100ms */
  1237. msleep(100);
  1238. /* Verify no pending pci transactions */
  1239. if (bnx2x_vf_is_pcie_pending(bp, abs_vfid))
  1240. BNX2X_ERR("PCIE Transactions still pending\n");
  1241. return 0;
  1242. }
  1243. /* must be called after the number of PF queues and the number of VFs are
  1244. * both known
  1245. */
  1246. static void
  1247. bnx2x_iov_static_resc(struct bnx2x *bp, struct vf_pf_resc_request *resc)
  1248. {
  1249. u16 vlan_count = 0;
  1250. /* will be set only during VF-ACQUIRE */
  1251. resc->num_rxqs = 0;
  1252. resc->num_txqs = 0;
  1253. /* no credit calculcis for macs (just yet) */
  1254. resc->num_mac_filters = 1;
  1255. /* divvy up vlan rules */
  1256. vlan_count = bp->vlans_pool.check(&bp->vlans_pool);
  1257. vlan_count = 1 << ilog2(vlan_count);
  1258. resc->num_vlan_filters = vlan_count / BNX2X_NR_VIRTFN(bp);
  1259. /* no real limitation */
  1260. resc->num_mc_filters = 0;
  1261. /* num_sbs already set */
  1262. }
  1263. /* FLR routines: */
  1264. static void bnx2x_vf_free_resc(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1265. {
  1266. /* reset the state variables */
  1267. bnx2x_iov_static_resc(bp, &vf->alloc_resc);
  1268. vf->state = VF_FREE;
  1269. }
  1270. static void bnx2x_vf_flr_clnup_hw(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1271. {
  1272. u32 poll_cnt = bnx2x_flr_clnup_poll_count(bp);
  1273. /* DQ usage counter */
  1274. bnx2x_pretend_func(bp, HW_VF_HANDLE(bp, vf->abs_vfid));
  1275. bnx2x_flr_clnup_poll_hw_counter(bp, DORQ_REG_VF_USAGE_CNT,
  1276. "DQ VF usage counter timed out",
  1277. poll_cnt);
  1278. bnx2x_pretend_func(bp, BP_ABS_FUNC(bp));
  1279. /* FW cleanup command - poll for the results */
  1280. if (bnx2x_send_final_clnup(bp, (u8)FW_VF_HANDLE(vf->abs_vfid),
  1281. poll_cnt))
  1282. BNX2X_ERR("VF[%d] Final cleanup timed-out\n", vf->abs_vfid);
  1283. /* verify TX hw is flushed */
  1284. bnx2x_tx_hw_flushed(bp, poll_cnt);
  1285. }
  1286. static void bnx2x_vfop_flr(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1287. {
  1288. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  1289. struct bnx2x_vfop_args_qx *qx = &vfop->args.qx;
  1290. enum bnx2x_vfop_flr_state state = vfop->state;
  1291. struct bnx2x_vfop_cmd cmd = {
  1292. .done = bnx2x_vfop_flr,
  1293. .block = false,
  1294. };
  1295. if (vfop->rc < 0)
  1296. goto op_err;
  1297. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  1298. switch (state) {
  1299. case BNX2X_VFOP_FLR_QUEUES:
  1300. /* the cleanup operations are valid if and only if the VF
  1301. * was first acquired.
  1302. */
  1303. if (++(qx->qid) < vf_rxq_count(vf)) {
  1304. vfop->rc = bnx2x_vfop_qflr_cmd(bp, vf, &cmd,
  1305. qx->qid);
  1306. if (vfop->rc)
  1307. goto op_err;
  1308. return;
  1309. }
  1310. /* remove multicasts */
  1311. vfop->state = BNX2X_VFOP_FLR_HW;
  1312. vfop->rc = bnx2x_vfop_mcast_cmd(bp, vf, &cmd, NULL,
  1313. 0, true);
  1314. if (vfop->rc)
  1315. goto op_err;
  1316. return;
  1317. case BNX2X_VFOP_FLR_HW:
  1318. /* dispatch final cleanup and wait for HW queues to flush */
  1319. bnx2x_vf_flr_clnup_hw(bp, vf);
  1320. /* release VF resources */
  1321. bnx2x_vf_free_resc(bp, vf);
  1322. /* re-open the mailbox */
  1323. bnx2x_vf_enable_mbx(bp, vf->abs_vfid);
  1324. goto op_done;
  1325. default:
  1326. bnx2x_vfop_default(state);
  1327. }
  1328. op_err:
  1329. BNX2X_ERR("VF[%d] FLR error: rc %d\n", vf->abs_vfid, vfop->rc);
  1330. op_done:
  1331. vf->flr_clnup_stage = VF_FLR_ACK;
  1332. bnx2x_vfop_end(bp, vf, vfop);
  1333. bnx2x_unlock_vf_pf_channel(bp, vf, CHANNEL_TLV_FLR);
  1334. }
  1335. static int bnx2x_vfop_flr_cmd(struct bnx2x *bp,
  1336. struct bnx2x_virtf *vf,
  1337. vfop_handler_t done)
  1338. {
  1339. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  1340. if (vfop) {
  1341. vfop->args.qx.qid = -1; /* loop */
  1342. bnx2x_vfop_opset(BNX2X_VFOP_FLR_QUEUES,
  1343. bnx2x_vfop_flr, done);
  1344. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_flr, false);
  1345. }
  1346. return -ENOMEM;
  1347. }
  1348. static void bnx2x_vf_flr_clnup(struct bnx2x *bp, struct bnx2x_virtf *prev_vf)
  1349. {
  1350. int i = prev_vf ? prev_vf->index + 1 : 0;
  1351. struct bnx2x_virtf *vf;
  1352. /* find next VF to cleanup */
  1353. next_vf_to_clean:
  1354. for (;
  1355. i < BNX2X_NR_VIRTFN(bp) &&
  1356. (bnx2x_vf(bp, i, state) != VF_RESET ||
  1357. bnx2x_vf(bp, i, flr_clnup_stage) != VF_FLR_CLN);
  1358. i++)
  1359. ;
  1360. DP(BNX2X_MSG_IOV, "next vf to cleanup: %d. num of vfs: %d\n", i,
  1361. BNX2X_NR_VIRTFN(bp));
  1362. if (i < BNX2X_NR_VIRTFN(bp)) {
  1363. vf = BP_VF(bp, i);
  1364. /* lock the vf pf channel */
  1365. bnx2x_lock_vf_pf_channel(bp, vf, CHANNEL_TLV_FLR);
  1366. /* invoke the VF FLR SM */
  1367. if (bnx2x_vfop_flr_cmd(bp, vf, bnx2x_vf_flr_clnup)) {
  1368. BNX2X_ERR("VF[%d]: FLR cleanup failed -ENOMEM\n",
  1369. vf->abs_vfid);
  1370. /* mark the VF to be ACKED and continue */
  1371. vf->flr_clnup_stage = VF_FLR_ACK;
  1372. goto next_vf_to_clean;
  1373. }
  1374. return;
  1375. }
  1376. /* we are done, update vf records */
  1377. for_each_vf(bp, i) {
  1378. vf = BP_VF(bp, i);
  1379. if (vf->flr_clnup_stage != VF_FLR_ACK)
  1380. continue;
  1381. vf->flr_clnup_stage = VF_FLR_EPILOG;
  1382. }
  1383. /* Acknowledge the handled VFs.
  1384. * we are acknowledge all the vfs which an flr was requested for, even
  1385. * if amongst them there are such that we never opened, since the mcp
  1386. * will interrupt us immediately again if we only ack some of the bits,
  1387. * resulting in an endless loop. This can happen for example in KVM
  1388. * where an 'all ones' flr request is sometimes given by hyper visor
  1389. */
  1390. DP(BNX2X_MSG_MCP, "DRV_STATUS_VF_DISABLED ACK for vfs 0x%x 0x%x\n",
  1391. bp->vfdb->flrd_vfs[0], bp->vfdb->flrd_vfs[1]);
  1392. for (i = 0; i < FLRD_VFS_DWORDS; i++)
  1393. SHMEM2_WR(bp, drv_ack_vf_disabled[BP_FW_MB_IDX(bp)][i],
  1394. bp->vfdb->flrd_vfs[i]);
  1395. bnx2x_fw_command(bp, DRV_MSG_CODE_VF_DISABLED_DONE, 0);
  1396. /* clear the acked bits - better yet if the MCP implemented
  1397. * write to clear semantics
  1398. */
  1399. for (i = 0; i < FLRD_VFS_DWORDS; i++)
  1400. SHMEM2_WR(bp, drv_ack_vf_disabled[BP_FW_MB_IDX(bp)][i], 0);
  1401. }
  1402. void bnx2x_vf_handle_flr_event(struct bnx2x *bp)
  1403. {
  1404. int i;
  1405. /* Read FLR'd VFs */
  1406. for (i = 0; i < FLRD_VFS_DWORDS; i++)
  1407. bp->vfdb->flrd_vfs[i] = SHMEM2_RD(bp, mcp_vf_disabled[i]);
  1408. DP(BNX2X_MSG_MCP,
  1409. "DRV_STATUS_VF_DISABLED received for vfs 0x%x 0x%x\n",
  1410. bp->vfdb->flrd_vfs[0], bp->vfdb->flrd_vfs[1]);
  1411. for_each_vf(bp, i) {
  1412. struct bnx2x_virtf *vf = BP_VF(bp, i);
  1413. u32 reset = 0;
  1414. if (vf->abs_vfid < 32)
  1415. reset = bp->vfdb->flrd_vfs[0] & (1 << vf->abs_vfid);
  1416. else
  1417. reset = bp->vfdb->flrd_vfs[1] &
  1418. (1 << (vf->abs_vfid - 32));
  1419. if (reset) {
  1420. /* set as reset and ready for cleanup */
  1421. vf->state = VF_RESET;
  1422. vf->flr_clnup_stage = VF_FLR_CLN;
  1423. DP(BNX2X_MSG_IOV,
  1424. "Initiating Final cleanup for VF %d\n",
  1425. vf->abs_vfid);
  1426. }
  1427. }
  1428. /* do the FLR cleanup for all marked VFs*/
  1429. bnx2x_vf_flr_clnup(bp, NULL);
  1430. }
  1431. /* IOV global initialization routines */
  1432. void bnx2x_iov_init_dq(struct bnx2x *bp)
  1433. {
  1434. if (!IS_SRIOV(bp))
  1435. return;
  1436. /* Set the DQ such that the CID reflect the abs_vfid */
  1437. REG_WR(bp, DORQ_REG_VF_NORM_VF_BASE, 0);
  1438. REG_WR(bp, DORQ_REG_MAX_RVFID_SIZE, ilog2(BNX2X_MAX_NUM_OF_VFS));
  1439. /* Set VFs starting CID. If its > 0 the preceding CIDs are belong to
  1440. * the PF L2 queues
  1441. */
  1442. REG_WR(bp, DORQ_REG_VF_NORM_CID_BASE, BNX2X_FIRST_VF_CID);
  1443. /* The VF window size is the log2 of the max number of CIDs per VF */
  1444. REG_WR(bp, DORQ_REG_VF_NORM_CID_WND_SIZE, BNX2X_VF_CID_WND);
  1445. /* The VF doorbell size 0 - *B, 4 - 128B. We set it here to match
  1446. * the Pf doorbell size although the 2 are independent.
  1447. */
  1448. REG_WR(bp, DORQ_REG_VF_NORM_CID_OFST,
  1449. BNX2X_DB_SHIFT - BNX2X_DB_MIN_SHIFT);
  1450. /* No security checks for now -
  1451. * configure single rule (out of 16) mask = 0x1, value = 0x0,
  1452. * CID range 0 - 0x1ffff
  1453. */
  1454. REG_WR(bp, DORQ_REG_VF_TYPE_MASK_0, 1);
  1455. REG_WR(bp, DORQ_REG_VF_TYPE_VALUE_0, 0);
  1456. REG_WR(bp, DORQ_REG_VF_TYPE_MIN_MCID_0, 0);
  1457. REG_WR(bp, DORQ_REG_VF_TYPE_MAX_MCID_0, 0x1ffff);
  1458. /* set the number of VF alllowed doorbells to the full DQ range */
  1459. REG_WR(bp, DORQ_REG_VF_NORM_MAX_CID_COUNT, 0x20000);
  1460. /* set the VF doorbell threshold */
  1461. REG_WR(bp, DORQ_REG_VF_USAGE_CT_LIMIT, 4);
  1462. }
  1463. void bnx2x_iov_init_dmae(struct bnx2x *bp)
  1464. {
  1465. DP(BNX2X_MSG_IOV, "SRIOV is %s\n", IS_SRIOV(bp) ? "ON" : "OFF");
  1466. if (!IS_SRIOV(bp))
  1467. return;
  1468. REG_WR(bp, DMAE_REG_BACKWARD_COMP_EN, 0);
  1469. }
  1470. static int bnx2x_vf_bus(struct bnx2x *bp, int vfid)
  1471. {
  1472. struct pci_dev *dev = bp->pdev;
  1473. struct bnx2x_sriov *iov = &bp->vfdb->sriov;
  1474. return dev->bus->number + ((dev->devfn + iov->offset +
  1475. iov->stride * vfid) >> 8);
  1476. }
  1477. static int bnx2x_vf_devfn(struct bnx2x *bp, int vfid)
  1478. {
  1479. struct pci_dev *dev = bp->pdev;
  1480. struct bnx2x_sriov *iov = &bp->vfdb->sriov;
  1481. return (dev->devfn + iov->offset + iov->stride * vfid) & 0xff;
  1482. }
  1483. static void bnx2x_vf_set_bars(struct bnx2x *bp, struct bnx2x_virtf *vf)
  1484. {
  1485. int i, n;
  1486. struct pci_dev *dev = bp->pdev;
  1487. struct bnx2x_sriov *iov = &bp->vfdb->sriov;
  1488. for (i = 0, n = 0; i < PCI_SRIOV_NUM_BARS; i += 2, n++) {
  1489. u64 start = pci_resource_start(dev, PCI_IOV_RESOURCES + i);
  1490. u32 size = pci_resource_len(dev, PCI_IOV_RESOURCES + i);
  1491. size /= iov->total;
  1492. vf->bars[n].bar = start + size * vf->abs_vfid;
  1493. vf->bars[n].size = size;
  1494. }
  1495. }
  1496. static int bnx2x_ari_enabled(struct pci_dev *dev)
  1497. {
  1498. return dev->bus->self && dev->bus->self->ari_enabled;
  1499. }
  1500. static void
  1501. bnx2x_get_vf_igu_cam_info(struct bnx2x *bp)
  1502. {
  1503. int sb_id;
  1504. u32 val;
  1505. u8 fid;
  1506. /* IGU in normal mode - read CAM */
  1507. for (sb_id = 0; sb_id < IGU_REG_MAPPING_MEMORY_SIZE; sb_id++) {
  1508. val = REG_RD(bp, IGU_REG_MAPPING_MEMORY + sb_id * 4);
  1509. if (!(val & IGU_REG_MAPPING_MEMORY_VALID))
  1510. continue;
  1511. fid = GET_FIELD((val), IGU_REG_MAPPING_MEMORY_FID);
  1512. if (!(fid & IGU_FID_ENCODE_IS_PF))
  1513. bnx2x_vf_set_igu_info(bp, sb_id,
  1514. (fid & IGU_FID_VF_NUM_MASK));
  1515. DP(BNX2X_MSG_IOV, "%s[%d], igu_sb_id=%d, msix=%d\n",
  1516. ((fid & IGU_FID_ENCODE_IS_PF) ? "PF" : "VF"),
  1517. ((fid & IGU_FID_ENCODE_IS_PF) ? (fid & IGU_FID_PF_NUM_MASK) :
  1518. (fid & IGU_FID_VF_NUM_MASK)), sb_id,
  1519. GET_FIELD((val), IGU_REG_MAPPING_MEMORY_VECTOR));
  1520. }
  1521. }
  1522. static void __bnx2x_iov_free_vfdb(struct bnx2x *bp)
  1523. {
  1524. if (bp->vfdb) {
  1525. kfree(bp->vfdb->vfqs);
  1526. kfree(bp->vfdb->vfs);
  1527. kfree(bp->vfdb);
  1528. }
  1529. bp->vfdb = NULL;
  1530. }
  1531. static int bnx2x_sriov_pci_cfg_info(struct bnx2x *bp, struct bnx2x_sriov *iov)
  1532. {
  1533. int pos;
  1534. struct pci_dev *dev = bp->pdev;
  1535. pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_SRIOV);
  1536. if (!pos) {
  1537. BNX2X_ERR("failed to find SRIOV capability in device\n");
  1538. return -ENODEV;
  1539. }
  1540. iov->pos = pos;
  1541. DP(BNX2X_MSG_IOV, "sriov ext pos %d\n", pos);
  1542. pci_read_config_word(dev, pos + PCI_SRIOV_CTRL, &iov->ctrl);
  1543. pci_read_config_word(dev, pos + PCI_SRIOV_TOTAL_VF, &iov->total);
  1544. pci_read_config_word(dev, pos + PCI_SRIOV_INITIAL_VF, &iov->initial);
  1545. pci_read_config_word(dev, pos + PCI_SRIOV_VF_OFFSET, &iov->offset);
  1546. pci_read_config_word(dev, pos + PCI_SRIOV_VF_STRIDE, &iov->stride);
  1547. pci_read_config_dword(dev, pos + PCI_SRIOV_SUP_PGSIZE, &iov->pgsz);
  1548. pci_read_config_dword(dev, pos + PCI_SRIOV_CAP, &iov->cap);
  1549. pci_read_config_byte(dev, pos + PCI_SRIOV_FUNC_LINK, &iov->link);
  1550. return 0;
  1551. }
  1552. static int bnx2x_sriov_info(struct bnx2x *bp, struct bnx2x_sriov *iov)
  1553. {
  1554. u32 val;
  1555. /* read the SRIOV capability structure
  1556. * The fields can be read via configuration read or
  1557. * directly from the device (starting at offset PCICFG_OFFSET)
  1558. */
  1559. if (bnx2x_sriov_pci_cfg_info(bp, iov))
  1560. return -ENODEV;
  1561. /* get the number of SRIOV bars */
  1562. iov->nres = 0;
  1563. /* read the first_vfid */
  1564. val = REG_RD(bp, PCICFG_OFFSET + GRC_CONFIG_REG_PF_INIT_VF);
  1565. iov->first_vf_in_pf = ((val & GRC_CR_PF_INIT_VF_PF_FIRST_VF_NUM_MASK)
  1566. * 8) - (BNX2X_MAX_NUM_OF_VFS * BP_PATH(bp));
  1567. DP(BNX2X_MSG_IOV,
  1568. "IOV info[%d]: first vf %d, nres %d, cap 0x%x, ctrl 0x%x, total %d, initial %d, num vfs %d, offset %d, stride %d, page size 0x%x\n",
  1569. BP_FUNC(bp),
  1570. iov->first_vf_in_pf, iov->nres, iov->cap, iov->ctrl, iov->total,
  1571. iov->initial, iov->nr_virtfn, iov->offset, iov->stride, iov->pgsz);
  1572. return 0;
  1573. }
  1574. static u8 bnx2x_iov_get_max_queue_count(struct bnx2x *bp)
  1575. {
  1576. int i;
  1577. u8 queue_count = 0;
  1578. if (IS_SRIOV(bp))
  1579. for_each_vf(bp, i)
  1580. queue_count += bnx2x_vf(bp, i, alloc_resc.num_sbs);
  1581. return queue_count;
  1582. }
  1583. /* must be called after PF bars are mapped */
  1584. int bnx2x_iov_init_one(struct bnx2x *bp, int int_mode_param,
  1585. int num_vfs_param)
  1586. {
  1587. int err, i, qcount;
  1588. struct bnx2x_sriov *iov;
  1589. struct pci_dev *dev = bp->pdev;
  1590. bp->vfdb = NULL;
  1591. /* verify is pf */
  1592. if (IS_VF(bp))
  1593. return 0;
  1594. /* verify sriov capability is present in configuration space */
  1595. if (!pci_find_ext_capability(dev, PCI_EXT_CAP_ID_SRIOV))
  1596. return 0;
  1597. /* verify chip revision */
  1598. if (CHIP_IS_E1x(bp))
  1599. return 0;
  1600. /* check if SRIOV support is turned off */
  1601. if (!num_vfs_param)
  1602. return 0;
  1603. /* SRIOV assumes that num of PF CIDs < BNX2X_FIRST_VF_CID */
  1604. if (BNX2X_L2_MAX_CID(bp) >= BNX2X_FIRST_VF_CID) {
  1605. BNX2X_ERR("PF cids %d are overspilling into vf space (starts at %d). Abort SRIOV\n",
  1606. BNX2X_L2_MAX_CID(bp), BNX2X_FIRST_VF_CID);
  1607. return 0;
  1608. }
  1609. /* SRIOV can be enabled only with MSIX */
  1610. if (int_mode_param == BNX2X_INT_MODE_MSI ||
  1611. int_mode_param == BNX2X_INT_MODE_INTX) {
  1612. BNX2X_ERR("Forced MSI/INTx mode is incompatible with SRIOV\n");
  1613. return 0;
  1614. }
  1615. err = -EIO;
  1616. /* verify ari is enabled */
  1617. if (!bnx2x_ari_enabled(bp->pdev)) {
  1618. BNX2X_ERR("ARI not supported (check pci bridge ARI forwarding), SRIOV can not be enabled\n");
  1619. return 0;
  1620. }
  1621. /* verify igu is in normal mode */
  1622. if (CHIP_INT_MODE_IS_BC(bp)) {
  1623. BNX2X_ERR("IGU not normal mode, SRIOV can not be enabled\n");
  1624. return 0;
  1625. }
  1626. /* allocate the vfs database */
  1627. bp->vfdb = kzalloc(sizeof(*(bp->vfdb)), GFP_KERNEL);
  1628. if (!bp->vfdb) {
  1629. BNX2X_ERR("failed to allocate vf database\n");
  1630. err = -ENOMEM;
  1631. goto failed;
  1632. }
  1633. /* get the sriov info - Linux already collected all the pertinent
  1634. * information, however the sriov structure is for the private use
  1635. * of the pci module. Also we want this information regardless
  1636. * of the hyper-visor.
  1637. */
  1638. iov = &(bp->vfdb->sriov);
  1639. err = bnx2x_sriov_info(bp, iov);
  1640. if (err)
  1641. goto failed;
  1642. /* SR-IOV capability was enabled but there are no VFs*/
  1643. if (iov->total == 0)
  1644. goto failed;
  1645. iov->nr_virtfn = min_t(u16, iov->total, num_vfs_param);
  1646. DP(BNX2X_MSG_IOV, "num_vfs_param was %d, nr_virtfn was %d\n",
  1647. num_vfs_param, iov->nr_virtfn);
  1648. /* allocate the vf array */
  1649. bp->vfdb->vfs = kzalloc(sizeof(struct bnx2x_virtf) *
  1650. BNX2X_NR_VIRTFN(bp), GFP_KERNEL);
  1651. if (!bp->vfdb->vfs) {
  1652. BNX2X_ERR("failed to allocate vf array\n");
  1653. err = -ENOMEM;
  1654. goto failed;
  1655. }
  1656. /* Initial VF init - index and abs_vfid - nr_virtfn must be set */
  1657. for_each_vf(bp, i) {
  1658. bnx2x_vf(bp, i, index) = i;
  1659. bnx2x_vf(bp, i, abs_vfid) = iov->first_vf_in_pf + i;
  1660. bnx2x_vf(bp, i, state) = VF_FREE;
  1661. INIT_LIST_HEAD(&bnx2x_vf(bp, i, op_list_head));
  1662. mutex_init(&bnx2x_vf(bp, i, op_mutex));
  1663. bnx2x_vf(bp, i, op_current) = CHANNEL_TLV_NONE;
  1664. }
  1665. /* re-read the IGU CAM for VFs - index and abs_vfid must be set */
  1666. bnx2x_get_vf_igu_cam_info(bp);
  1667. /* get the total queue count and allocate the global queue arrays */
  1668. qcount = bnx2x_iov_get_max_queue_count(bp);
  1669. /* allocate the queue arrays for all VFs */
  1670. bp->vfdb->vfqs = kzalloc(qcount * sizeof(struct bnx2x_vf_queue),
  1671. GFP_KERNEL);
  1672. if (!bp->vfdb->vfqs) {
  1673. BNX2X_ERR("failed to allocate vf queue array\n");
  1674. err = -ENOMEM;
  1675. goto failed;
  1676. }
  1677. return 0;
  1678. failed:
  1679. DP(BNX2X_MSG_IOV, "Failed err=%d\n", err);
  1680. __bnx2x_iov_free_vfdb(bp);
  1681. return err;
  1682. }
  1683. void bnx2x_iov_remove_one(struct bnx2x *bp)
  1684. {
  1685. /* if SRIOV is not enabled there's nothing to do */
  1686. if (!IS_SRIOV(bp))
  1687. return;
  1688. DP(BNX2X_MSG_IOV, "about to call disable sriov\n");
  1689. pci_disable_sriov(bp->pdev);
  1690. DP(BNX2X_MSG_IOV, "sriov disabled\n");
  1691. /* free vf database */
  1692. __bnx2x_iov_free_vfdb(bp);
  1693. }
  1694. void bnx2x_iov_free_mem(struct bnx2x *bp)
  1695. {
  1696. int i;
  1697. if (!IS_SRIOV(bp))
  1698. return;
  1699. /* free vfs hw contexts */
  1700. for (i = 0; i < BNX2X_VF_CIDS/ILT_PAGE_CIDS; i++) {
  1701. struct hw_dma *cxt = &bp->vfdb->context[i];
  1702. BNX2X_PCI_FREE(cxt->addr, cxt->mapping, cxt->size);
  1703. }
  1704. BNX2X_PCI_FREE(BP_VFDB(bp)->sp_dma.addr,
  1705. BP_VFDB(bp)->sp_dma.mapping,
  1706. BP_VFDB(bp)->sp_dma.size);
  1707. BNX2X_PCI_FREE(BP_VF_MBX_DMA(bp)->addr,
  1708. BP_VF_MBX_DMA(bp)->mapping,
  1709. BP_VF_MBX_DMA(bp)->size);
  1710. BNX2X_PCI_FREE(BP_VF_BULLETIN_DMA(bp)->addr,
  1711. BP_VF_BULLETIN_DMA(bp)->mapping,
  1712. BP_VF_BULLETIN_DMA(bp)->size);
  1713. }
  1714. int bnx2x_iov_alloc_mem(struct bnx2x *bp)
  1715. {
  1716. size_t tot_size;
  1717. int i, rc = 0;
  1718. if (!IS_SRIOV(bp))
  1719. return rc;
  1720. /* allocate vfs hw contexts */
  1721. tot_size = (BP_VFDB(bp)->sriov.first_vf_in_pf + BNX2X_NR_VIRTFN(bp)) *
  1722. BNX2X_CIDS_PER_VF * sizeof(union cdu_context);
  1723. for (i = 0; i < BNX2X_VF_CIDS/ILT_PAGE_CIDS; i++) {
  1724. struct hw_dma *cxt = BP_VF_CXT_PAGE(bp, i);
  1725. cxt->size = min_t(size_t, tot_size, CDU_ILT_PAGE_SZ);
  1726. if (cxt->size) {
  1727. BNX2X_PCI_ALLOC(cxt->addr, &cxt->mapping, cxt->size);
  1728. } else {
  1729. cxt->addr = NULL;
  1730. cxt->mapping = 0;
  1731. }
  1732. tot_size -= cxt->size;
  1733. }
  1734. /* allocate vfs ramrods dma memory - client_init and set_mac */
  1735. tot_size = BNX2X_NR_VIRTFN(bp) * sizeof(struct bnx2x_vf_sp);
  1736. BNX2X_PCI_ALLOC(BP_VFDB(bp)->sp_dma.addr, &BP_VFDB(bp)->sp_dma.mapping,
  1737. tot_size);
  1738. BP_VFDB(bp)->sp_dma.size = tot_size;
  1739. /* allocate mailboxes */
  1740. tot_size = BNX2X_NR_VIRTFN(bp) * MBX_MSG_ALIGNED_SIZE;
  1741. BNX2X_PCI_ALLOC(BP_VF_MBX_DMA(bp)->addr, &BP_VF_MBX_DMA(bp)->mapping,
  1742. tot_size);
  1743. BP_VF_MBX_DMA(bp)->size = tot_size;
  1744. /* allocate local bulletin boards */
  1745. tot_size = BNX2X_NR_VIRTFN(bp) * BULLETIN_CONTENT_SIZE;
  1746. BNX2X_PCI_ALLOC(BP_VF_BULLETIN_DMA(bp)->addr,
  1747. &BP_VF_BULLETIN_DMA(bp)->mapping, tot_size);
  1748. BP_VF_BULLETIN_DMA(bp)->size = tot_size;
  1749. return 0;
  1750. alloc_mem_err:
  1751. return -ENOMEM;
  1752. }
  1753. static void bnx2x_vfq_init(struct bnx2x *bp, struct bnx2x_virtf *vf,
  1754. struct bnx2x_vf_queue *q)
  1755. {
  1756. u8 cl_id = vfq_cl_id(vf, q);
  1757. u8 func_id = FW_VF_HANDLE(vf->abs_vfid);
  1758. unsigned long q_type = 0;
  1759. set_bit(BNX2X_Q_TYPE_HAS_TX, &q_type);
  1760. set_bit(BNX2X_Q_TYPE_HAS_RX, &q_type);
  1761. /* Queue State object */
  1762. bnx2x_init_queue_obj(bp, &q->sp_obj,
  1763. cl_id, &q->cid, 1, func_id,
  1764. bnx2x_vf_sp(bp, vf, q_data),
  1765. bnx2x_vf_sp_map(bp, vf, q_data),
  1766. q_type);
  1767. DP(BNX2X_MSG_IOV,
  1768. "initialized vf %d's queue object. func id set to %d\n",
  1769. vf->abs_vfid, q->sp_obj.func_id);
  1770. /* mac/vlan objects are per queue, but only those
  1771. * that belong to the leading queue are initialized
  1772. */
  1773. if (vfq_is_leading(q)) {
  1774. /* mac */
  1775. bnx2x_init_mac_obj(bp, &q->mac_obj,
  1776. cl_id, q->cid, func_id,
  1777. bnx2x_vf_sp(bp, vf, mac_rdata),
  1778. bnx2x_vf_sp_map(bp, vf, mac_rdata),
  1779. BNX2X_FILTER_MAC_PENDING,
  1780. &vf->filter_state,
  1781. BNX2X_OBJ_TYPE_RX_TX,
  1782. &bp->macs_pool);
  1783. /* vlan */
  1784. bnx2x_init_vlan_obj(bp, &q->vlan_obj,
  1785. cl_id, q->cid, func_id,
  1786. bnx2x_vf_sp(bp, vf, vlan_rdata),
  1787. bnx2x_vf_sp_map(bp, vf, vlan_rdata),
  1788. BNX2X_FILTER_VLAN_PENDING,
  1789. &vf->filter_state,
  1790. BNX2X_OBJ_TYPE_RX_TX,
  1791. &bp->vlans_pool);
  1792. /* mcast */
  1793. bnx2x_init_mcast_obj(bp, &vf->mcast_obj, cl_id,
  1794. q->cid, func_id, func_id,
  1795. bnx2x_vf_sp(bp, vf, mcast_rdata),
  1796. bnx2x_vf_sp_map(bp, vf, mcast_rdata),
  1797. BNX2X_FILTER_MCAST_PENDING,
  1798. &vf->filter_state,
  1799. BNX2X_OBJ_TYPE_RX_TX);
  1800. vf->leading_rss = cl_id;
  1801. }
  1802. }
  1803. /* called by bnx2x_nic_load */
  1804. int bnx2x_iov_nic_init(struct bnx2x *bp)
  1805. {
  1806. int vfid, qcount, i;
  1807. if (!IS_SRIOV(bp)) {
  1808. DP(BNX2X_MSG_IOV, "vfdb was not allocated\n");
  1809. return 0;
  1810. }
  1811. DP(BNX2X_MSG_IOV, "num of vfs: %d\n", (bp)->vfdb->sriov.nr_virtfn);
  1812. /* initialize vf database */
  1813. for_each_vf(bp, vfid) {
  1814. struct bnx2x_virtf *vf = BP_VF(bp, vfid);
  1815. int base_vf_cid = (BP_VFDB(bp)->sriov.first_vf_in_pf + vfid) *
  1816. BNX2X_CIDS_PER_VF;
  1817. union cdu_context *base_cxt = (union cdu_context *)
  1818. BP_VF_CXT_PAGE(bp, base_vf_cid/ILT_PAGE_CIDS)->addr +
  1819. (base_vf_cid & (ILT_PAGE_CIDS-1));
  1820. DP(BNX2X_MSG_IOV,
  1821. "VF[%d] Max IGU SBs: %d, base vf cid 0x%x, base cid 0x%x, base cxt %p\n",
  1822. vf->abs_vfid, vf_sb_count(vf), base_vf_cid,
  1823. BNX2X_FIRST_VF_CID + base_vf_cid, base_cxt);
  1824. /* init statically provisioned resources */
  1825. bnx2x_iov_static_resc(bp, &vf->alloc_resc);
  1826. /* queues are initialized during VF-ACQUIRE */
  1827. /* reserve the vf vlan credit */
  1828. bp->vlans_pool.get(&bp->vlans_pool, vf_vlan_rules_cnt(vf));
  1829. vf->filter_state = 0;
  1830. vf->sp_cl_id = bnx2x_fp(bp, 0, cl_id);
  1831. /* init mcast object - This object will be re-initialized
  1832. * during VF-ACQUIRE with the proper cl_id and cid.
  1833. * It needs to be initialized here so that it can be safely
  1834. * handled by a subsequent FLR flow.
  1835. */
  1836. bnx2x_init_mcast_obj(bp, &vf->mcast_obj, 0xFF,
  1837. 0xFF, 0xFF, 0xFF,
  1838. bnx2x_vf_sp(bp, vf, mcast_rdata),
  1839. bnx2x_vf_sp_map(bp, vf, mcast_rdata),
  1840. BNX2X_FILTER_MCAST_PENDING,
  1841. &vf->filter_state,
  1842. BNX2X_OBJ_TYPE_RX_TX);
  1843. /* set the mailbox message addresses */
  1844. BP_VF_MBX(bp, vfid)->msg = (struct bnx2x_vf_mbx_msg *)
  1845. (((u8 *)BP_VF_MBX_DMA(bp)->addr) + vfid *
  1846. MBX_MSG_ALIGNED_SIZE);
  1847. BP_VF_MBX(bp, vfid)->msg_mapping = BP_VF_MBX_DMA(bp)->mapping +
  1848. vfid * MBX_MSG_ALIGNED_SIZE;
  1849. /* Enable vf mailbox */
  1850. bnx2x_vf_enable_mbx(bp, vf->abs_vfid);
  1851. }
  1852. /* Final VF init */
  1853. qcount = 0;
  1854. for_each_vf(bp, i) {
  1855. struct bnx2x_virtf *vf = BP_VF(bp, i);
  1856. /* fill in the BDF and bars */
  1857. vf->bus = bnx2x_vf_bus(bp, i);
  1858. vf->devfn = bnx2x_vf_devfn(bp, i);
  1859. bnx2x_vf_set_bars(bp, vf);
  1860. DP(BNX2X_MSG_IOV,
  1861. "VF info[%d]: bus 0x%x, devfn 0x%x, bar0 [0x%x, %d], bar1 [0x%x, %d], bar2 [0x%x, %d]\n",
  1862. vf->abs_vfid, vf->bus, vf->devfn,
  1863. (unsigned)vf->bars[0].bar, vf->bars[0].size,
  1864. (unsigned)vf->bars[1].bar, vf->bars[1].size,
  1865. (unsigned)vf->bars[2].bar, vf->bars[2].size);
  1866. /* set local queue arrays */
  1867. vf->vfqs = &bp->vfdb->vfqs[qcount];
  1868. qcount += bnx2x_vf(bp, i, alloc_resc.num_sbs);
  1869. }
  1870. return 0;
  1871. }
  1872. /* called by bnx2x_chip_cleanup */
  1873. int bnx2x_iov_chip_cleanup(struct bnx2x *bp)
  1874. {
  1875. int i;
  1876. if (!IS_SRIOV(bp))
  1877. return 0;
  1878. /* release all the VFs */
  1879. for_each_vf(bp, i)
  1880. bnx2x_vf_release(bp, BP_VF(bp, i), true); /* blocking */
  1881. return 0;
  1882. }
  1883. /* called by bnx2x_init_hw_func, returns the next ilt line */
  1884. int bnx2x_iov_init_ilt(struct bnx2x *bp, u16 line)
  1885. {
  1886. int i;
  1887. struct bnx2x_ilt *ilt = BP_ILT(bp);
  1888. if (!IS_SRIOV(bp))
  1889. return line;
  1890. /* set vfs ilt lines */
  1891. for (i = 0; i < BNX2X_VF_CIDS/ILT_PAGE_CIDS; i++) {
  1892. struct hw_dma *hw_cxt = BP_VF_CXT_PAGE(bp, i);
  1893. ilt->lines[line+i].page = hw_cxt->addr;
  1894. ilt->lines[line+i].page_mapping = hw_cxt->mapping;
  1895. ilt->lines[line+i].size = hw_cxt->size; /* doesn't matter */
  1896. }
  1897. return line + i;
  1898. }
  1899. static u8 bnx2x_iov_is_vf_cid(struct bnx2x *bp, u16 cid)
  1900. {
  1901. return ((cid >= BNX2X_FIRST_VF_CID) &&
  1902. ((cid - BNX2X_FIRST_VF_CID) < BNX2X_VF_CIDS));
  1903. }
  1904. static
  1905. void bnx2x_vf_handle_classification_eqe(struct bnx2x *bp,
  1906. struct bnx2x_vf_queue *vfq,
  1907. union event_ring_elem *elem)
  1908. {
  1909. unsigned long ramrod_flags = 0;
  1910. int rc = 0;
  1911. /* Always push next commands out, don't wait here */
  1912. set_bit(RAMROD_CONT, &ramrod_flags);
  1913. switch (elem->message.data.eth_event.echo >> BNX2X_SWCID_SHIFT) {
  1914. case BNX2X_FILTER_MAC_PENDING:
  1915. rc = vfq->mac_obj.complete(bp, &vfq->mac_obj, elem,
  1916. &ramrod_flags);
  1917. break;
  1918. case BNX2X_FILTER_VLAN_PENDING:
  1919. rc = vfq->vlan_obj.complete(bp, &vfq->vlan_obj, elem,
  1920. &ramrod_flags);
  1921. break;
  1922. default:
  1923. BNX2X_ERR("Unsupported classification command: %d\n",
  1924. elem->message.data.eth_event.echo);
  1925. return;
  1926. }
  1927. if (rc < 0)
  1928. BNX2X_ERR("Failed to schedule new commands: %d\n", rc);
  1929. else if (rc > 0)
  1930. DP(BNX2X_MSG_IOV, "Scheduled next pending commands...\n");
  1931. }
  1932. static
  1933. void bnx2x_vf_handle_mcast_eqe(struct bnx2x *bp,
  1934. struct bnx2x_virtf *vf)
  1935. {
  1936. struct bnx2x_mcast_ramrod_params rparam = {NULL};
  1937. int rc;
  1938. rparam.mcast_obj = &vf->mcast_obj;
  1939. vf->mcast_obj.raw.clear_pending(&vf->mcast_obj.raw);
  1940. /* If there are pending mcast commands - send them */
  1941. if (vf->mcast_obj.check_pending(&vf->mcast_obj)) {
  1942. rc = bnx2x_config_mcast(bp, &rparam, BNX2X_MCAST_CMD_CONT);
  1943. if (rc < 0)
  1944. BNX2X_ERR("Failed to send pending mcast commands: %d\n",
  1945. rc);
  1946. }
  1947. }
  1948. static
  1949. void bnx2x_vf_handle_filters_eqe(struct bnx2x *bp,
  1950. struct bnx2x_virtf *vf)
  1951. {
  1952. smp_mb__before_clear_bit();
  1953. clear_bit(BNX2X_FILTER_RX_MODE_PENDING, &vf->filter_state);
  1954. smp_mb__after_clear_bit();
  1955. }
  1956. int bnx2x_iov_eq_sp_event(struct bnx2x *bp, union event_ring_elem *elem)
  1957. {
  1958. struct bnx2x_virtf *vf;
  1959. int qidx = 0, abs_vfid;
  1960. u8 opcode;
  1961. u16 cid = 0xffff;
  1962. if (!IS_SRIOV(bp))
  1963. return 1;
  1964. /* first get the cid - the only events we handle here are cfc-delete
  1965. * and set-mac completion
  1966. */
  1967. opcode = elem->message.opcode;
  1968. switch (opcode) {
  1969. case EVENT_RING_OPCODE_CFC_DEL:
  1970. cid = SW_CID((__force __le32)
  1971. elem->message.data.cfc_del_event.cid);
  1972. DP(BNX2X_MSG_IOV, "checking cfc-del comp cid=%d\n", cid);
  1973. break;
  1974. case EVENT_RING_OPCODE_CLASSIFICATION_RULES:
  1975. case EVENT_RING_OPCODE_MULTICAST_RULES:
  1976. case EVENT_RING_OPCODE_FILTERS_RULES:
  1977. cid = (elem->message.data.eth_event.echo &
  1978. BNX2X_SWCID_MASK);
  1979. DP(BNX2X_MSG_IOV, "checking filtering comp cid=%d\n", cid);
  1980. break;
  1981. case EVENT_RING_OPCODE_VF_FLR:
  1982. abs_vfid = elem->message.data.vf_flr_event.vf_id;
  1983. DP(BNX2X_MSG_IOV, "Got VF FLR notification abs_vfid=%d\n",
  1984. abs_vfid);
  1985. goto get_vf;
  1986. case EVENT_RING_OPCODE_MALICIOUS_VF:
  1987. abs_vfid = elem->message.data.malicious_vf_event.vf_id;
  1988. DP(BNX2X_MSG_IOV, "Got VF MALICIOUS notification abs_vfid=%d\n",
  1989. abs_vfid);
  1990. goto get_vf;
  1991. default:
  1992. return 1;
  1993. }
  1994. /* check if the cid is the VF range */
  1995. if (!bnx2x_iov_is_vf_cid(bp, cid)) {
  1996. DP(BNX2X_MSG_IOV, "cid is outside vf range: %d\n", cid);
  1997. return 1;
  1998. }
  1999. /* extract vf and rxq index from vf_cid - relies on the following:
  2000. * 1. vfid on cid reflects the true abs_vfid
  2001. * 2. the max number of VFs (per path) is 64
  2002. */
  2003. qidx = cid & ((1 << BNX2X_VF_CID_WND)-1);
  2004. abs_vfid = (cid >> BNX2X_VF_CID_WND) & (BNX2X_MAX_NUM_OF_VFS-1);
  2005. get_vf:
  2006. vf = bnx2x_vf_by_abs_fid(bp, abs_vfid);
  2007. if (!vf) {
  2008. BNX2X_ERR("EQ completion for unknown VF, cid %d, abs_vfid %d\n",
  2009. cid, abs_vfid);
  2010. return 0;
  2011. }
  2012. switch (opcode) {
  2013. case EVENT_RING_OPCODE_CFC_DEL:
  2014. DP(BNX2X_MSG_IOV, "got VF [%d:%d] cfc delete ramrod\n",
  2015. vf->abs_vfid, qidx);
  2016. vfq_get(vf, qidx)->sp_obj.complete_cmd(bp,
  2017. &vfq_get(vf,
  2018. qidx)->sp_obj,
  2019. BNX2X_Q_CMD_CFC_DEL);
  2020. break;
  2021. case EVENT_RING_OPCODE_CLASSIFICATION_RULES:
  2022. DP(BNX2X_MSG_IOV, "got VF [%d:%d] set mac/vlan ramrod\n",
  2023. vf->abs_vfid, qidx);
  2024. bnx2x_vf_handle_classification_eqe(bp, vfq_get(vf, qidx), elem);
  2025. break;
  2026. case EVENT_RING_OPCODE_MULTICAST_RULES:
  2027. DP(BNX2X_MSG_IOV, "got VF [%d:%d] set mcast ramrod\n",
  2028. vf->abs_vfid, qidx);
  2029. bnx2x_vf_handle_mcast_eqe(bp, vf);
  2030. break;
  2031. case EVENT_RING_OPCODE_FILTERS_RULES:
  2032. DP(BNX2X_MSG_IOV, "got VF [%d:%d] set rx-mode ramrod\n",
  2033. vf->abs_vfid, qidx);
  2034. bnx2x_vf_handle_filters_eqe(bp, vf);
  2035. break;
  2036. case EVENT_RING_OPCODE_VF_FLR:
  2037. DP(BNX2X_MSG_IOV, "got VF [%d] FLR notification\n",
  2038. vf->abs_vfid);
  2039. /* Do nothing for now */
  2040. break;
  2041. case EVENT_RING_OPCODE_MALICIOUS_VF:
  2042. DP(BNX2X_MSG_IOV, "got VF [%d] MALICIOUS notification\n",
  2043. vf->abs_vfid);
  2044. /* Do nothing for now */
  2045. break;
  2046. }
  2047. /* SRIOV: reschedule any 'in_progress' operations */
  2048. bnx2x_iov_sp_event(bp, cid, false);
  2049. return 0;
  2050. }
  2051. static struct bnx2x_virtf *bnx2x_vf_by_cid(struct bnx2x *bp, int vf_cid)
  2052. {
  2053. /* extract the vf from vf_cid - relies on the following:
  2054. * 1. vfid on cid reflects the true abs_vfid
  2055. * 2. the max number of VFs (per path) is 64
  2056. */
  2057. int abs_vfid = (vf_cid >> BNX2X_VF_CID_WND) & (BNX2X_MAX_NUM_OF_VFS-1);
  2058. return bnx2x_vf_by_abs_fid(bp, abs_vfid);
  2059. }
  2060. void bnx2x_iov_set_queue_sp_obj(struct bnx2x *bp, int vf_cid,
  2061. struct bnx2x_queue_sp_obj **q_obj)
  2062. {
  2063. struct bnx2x_virtf *vf;
  2064. if (!IS_SRIOV(bp))
  2065. return;
  2066. vf = bnx2x_vf_by_cid(bp, vf_cid);
  2067. if (vf) {
  2068. /* extract queue index from vf_cid - relies on the following:
  2069. * 1. vfid on cid reflects the true abs_vfid
  2070. * 2. the max number of VFs (per path) is 64
  2071. */
  2072. int q_index = vf_cid & ((1 << BNX2X_VF_CID_WND)-1);
  2073. *q_obj = &bnx2x_vfq(vf, q_index, sp_obj);
  2074. } else {
  2075. BNX2X_ERR("No vf matching cid %d\n", vf_cid);
  2076. }
  2077. }
  2078. void bnx2x_iov_sp_event(struct bnx2x *bp, int vf_cid, bool queue_work)
  2079. {
  2080. struct bnx2x_virtf *vf;
  2081. /* check if the cid is the VF range */
  2082. if (!IS_SRIOV(bp) || !bnx2x_iov_is_vf_cid(bp, vf_cid))
  2083. return;
  2084. vf = bnx2x_vf_by_cid(bp, vf_cid);
  2085. if (vf) {
  2086. /* set in_progress flag */
  2087. atomic_set(&vf->op_in_progress, 1);
  2088. if (queue_work)
  2089. queue_delayed_work(bnx2x_wq, &bp->sp_task, 0);
  2090. }
  2091. }
  2092. void bnx2x_iov_adjust_stats_req(struct bnx2x *bp)
  2093. {
  2094. int i;
  2095. int first_queue_query_index, num_queues_req;
  2096. dma_addr_t cur_data_offset;
  2097. struct stats_query_entry *cur_query_entry;
  2098. u8 stats_count = 0;
  2099. bool is_fcoe = false;
  2100. if (!IS_SRIOV(bp))
  2101. return;
  2102. if (!NO_FCOE(bp))
  2103. is_fcoe = true;
  2104. /* fcoe adds one global request and one queue request */
  2105. num_queues_req = BNX2X_NUM_ETH_QUEUES(bp) + is_fcoe;
  2106. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX -
  2107. (is_fcoe ? 0 : 1);
  2108. DP(BNX2X_MSG_IOV,
  2109. "BNX2X_NUM_ETH_QUEUES %d, is_fcoe %d, first_queue_query_index %d => determined the last non virtual statistics query index is %d. Will add queries on top of that\n",
  2110. BNX2X_NUM_ETH_QUEUES(bp), is_fcoe, first_queue_query_index,
  2111. first_queue_query_index + num_queues_req);
  2112. cur_data_offset = bp->fw_stats_data_mapping +
  2113. offsetof(struct bnx2x_fw_stats_data, queue_stats) +
  2114. num_queues_req * sizeof(struct per_queue_stats);
  2115. cur_query_entry = &bp->fw_stats_req->
  2116. query[first_queue_query_index + num_queues_req];
  2117. for_each_vf(bp, i) {
  2118. int j;
  2119. struct bnx2x_virtf *vf = BP_VF(bp, i);
  2120. if (vf->state != VF_ENABLED) {
  2121. DP(BNX2X_MSG_IOV,
  2122. "vf %d not enabled so no stats for it\n",
  2123. vf->abs_vfid);
  2124. continue;
  2125. }
  2126. DP(BNX2X_MSG_IOV, "add addresses for vf %d\n", vf->abs_vfid);
  2127. for_each_vfq(vf, j) {
  2128. struct bnx2x_vf_queue *rxq = vfq_get(vf, j);
  2129. /* collect stats fro active queues only */
  2130. if (bnx2x_get_q_logical_state(bp, &rxq->sp_obj) ==
  2131. BNX2X_Q_LOGICAL_STATE_STOPPED)
  2132. continue;
  2133. /* create stats query entry for this queue */
  2134. cur_query_entry->kind = STATS_TYPE_QUEUE;
  2135. cur_query_entry->index = vfq_cl_id(vf, rxq);
  2136. cur_query_entry->funcID =
  2137. cpu_to_le16(FW_VF_HANDLE(vf->abs_vfid));
  2138. cur_query_entry->address.hi =
  2139. cpu_to_le32(U64_HI(vf->fw_stat_map));
  2140. cur_query_entry->address.lo =
  2141. cpu_to_le32(U64_LO(vf->fw_stat_map));
  2142. DP(BNX2X_MSG_IOV,
  2143. "added address %x %x for vf %d queue %d client %d\n",
  2144. cur_query_entry->address.hi,
  2145. cur_query_entry->address.lo, cur_query_entry->funcID,
  2146. j, cur_query_entry->index);
  2147. cur_query_entry++;
  2148. cur_data_offset += sizeof(struct per_queue_stats);
  2149. stats_count++;
  2150. }
  2151. }
  2152. bp->fw_stats_req->hdr.cmd_num = bp->fw_stats_num + stats_count;
  2153. }
  2154. void bnx2x_iov_sp_task(struct bnx2x *bp)
  2155. {
  2156. int i;
  2157. if (!IS_SRIOV(bp))
  2158. return;
  2159. /* Iterate over all VFs and invoke state transition for VFs with
  2160. * 'in-progress' slow-path operations
  2161. */
  2162. DP(BNX2X_MSG_IOV, "searching for pending vf operations\n");
  2163. for_each_vf(bp, i) {
  2164. struct bnx2x_virtf *vf = BP_VF(bp, i);
  2165. if (!list_empty(&vf->op_list_head) &&
  2166. atomic_read(&vf->op_in_progress)) {
  2167. DP(BNX2X_MSG_IOV, "running pending op for vf %d\n", i);
  2168. bnx2x_vfop_cur(bp, vf)->transition(bp, vf);
  2169. }
  2170. }
  2171. }
  2172. static inline
  2173. struct bnx2x_virtf *__vf_from_stat_id(struct bnx2x *bp, u8 stat_id)
  2174. {
  2175. int i;
  2176. struct bnx2x_virtf *vf = NULL;
  2177. for_each_vf(bp, i) {
  2178. vf = BP_VF(bp, i);
  2179. if (stat_id >= vf->igu_base_id &&
  2180. stat_id < vf->igu_base_id + vf_sb_count(vf))
  2181. break;
  2182. }
  2183. return vf;
  2184. }
  2185. /* VF API helpers */
  2186. static void bnx2x_vf_qtbl_set_q(struct bnx2x *bp, u8 abs_vfid, u8 qid,
  2187. u8 enable)
  2188. {
  2189. u32 reg = PXP_REG_HST_ZONE_PERMISSION_TABLE + qid * 4;
  2190. u32 val = enable ? (abs_vfid | (1 << 6)) : 0;
  2191. REG_WR(bp, reg, val);
  2192. }
  2193. static void bnx2x_vf_clr_qtbl(struct bnx2x *bp, struct bnx2x_virtf *vf)
  2194. {
  2195. int i;
  2196. for_each_vfq(vf, i)
  2197. bnx2x_vf_qtbl_set_q(bp, vf->abs_vfid,
  2198. vfq_qzone_id(vf, vfq_get(vf, i)), false);
  2199. }
  2200. static void bnx2x_vf_igu_disable(struct bnx2x *bp, struct bnx2x_virtf *vf)
  2201. {
  2202. u32 val;
  2203. /* clear the VF configuration - pretend */
  2204. bnx2x_pretend_func(bp, HW_VF_HANDLE(bp, vf->abs_vfid));
  2205. val = REG_RD(bp, IGU_REG_VF_CONFIGURATION);
  2206. val &= ~(IGU_VF_CONF_MSI_MSIX_EN | IGU_VF_CONF_SINGLE_ISR_EN |
  2207. IGU_VF_CONF_FUNC_EN | IGU_VF_CONF_PARENT_MASK);
  2208. REG_WR(bp, IGU_REG_VF_CONFIGURATION, val);
  2209. bnx2x_pretend_func(bp, BP_ABS_FUNC(bp));
  2210. }
  2211. u8 bnx2x_vf_max_queue_cnt(struct bnx2x *bp, struct bnx2x_virtf *vf)
  2212. {
  2213. return min_t(u8, min_t(u8, vf_sb_count(vf), BNX2X_CIDS_PER_VF),
  2214. BNX2X_VF_MAX_QUEUES);
  2215. }
  2216. static
  2217. int bnx2x_vf_chk_avail_resc(struct bnx2x *bp, struct bnx2x_virtf *vf,
  2218. struct vf_pf_resc_request *req_resc)
  2219. {
  2220. u8 rxq_cnt = vf_rxq_count(vf) ? : bnx2x_vf_max_queue_cnt(bp, vf);
  2221. u8 txq_cnt = vf_txq_count(vf) ? : bnx2x_vf_max_queue_cnt(bp, vf);
  2222. return ((req_resc->num_rxqs <= rxq_cnt) &&
  2223. (req_resc->num_txqs <= txq_cnt) &&
  2224. (req_resc->num_sbs <= vf_sb_count(vf)) &&
  2225. (req_resc->num_mac_filters <= vf_mac_rules_cnt(vf)) &&
  2226. (req_resc->num_vlan_filters <= vf_vlan_rules_cnt(vf)));
  2227. }
  2228. /* CORE VF API */
  2229. int bnx2x_vf_acquire(struct bnx2x *bp, struct bnx2x_virtf *vf,
  2230. struct vf_pf_resc_request *resc)
  2231. {
  2232. int base_vf_cid = (BP_VFDB(bp)->sriov.first_vf_in_pf + vf->index) *
  2233. BNX2X_CIDS_PER_VF;
  2234. union cdu_context *base_cxt = (union cdu_context *)
  2235. BP_VF_CXT_PAGE(bp, base_vf_cid/ILT_PAGE_CIDS)->addr +
  2236. (base_vf_cid & (ILT_PAGE_CIDS-1));
  2237. int i;
  2238. /* if state is 'acquired' the VF was not released or FLR'd, in
  2239. * this case the returned resources match the acquired already
  2240. * acquired resources. Verify that the requested numbers do
  2241. * not exceed the already acquired numbers.
  2242. */
  2243. if (vf->state == VF_ACQUIRED) {
  2244. DP(BNX2X_MSG_IOV, "VF[%d] Trying to re-acquire resources (VF was not released or FLR'd)\n",
  2245. vf->abs_vfid);
  2246. if (!bnx2x_vf_chk_avail_resc(bp, vf, resc)) {
  2247. BNX2X_ERR("VF[%d] When re-acquiring resources, requested numbers must be <= then previously acquired numbers\n",
  2248. vf->abs_vfid);
  2249. return -EINVAL;
  2250. }
  2251. return 0;
  2252. }
  2253. /* Otherwise vf state must be 'free' or 'reset' */
  2254. if (vf->state != VF_FREE && vf->state != VF_RESET) {
  2255. BNX2X_ERR("VF[%d] Can not acquire a VF with state %d\n",
  2256. vf->abs_vfid, vf->state);
  2257. return -EINVAL;
  2258. }
  2259. /* static allocation:
  2260. * the global maximum number are fixed per VF. fail the request if
  2261. * requested number exceed these globals
  2262. */
  2263. if (!bnx2x_vf_chk_avail_resc(bp, vf, resc)) {
  2264. DP(BNX2X_MSG_IOV,
  2265. "cannot fulfill vf resource request. Placing maximal available values in response\n");
  2266. /* set the max resource in the vf */
  2267. return -ENOMEM;
  2268. }
  2269. /* Set resources counters - 0 request means max available */
  2270. vf_sb_count(vf) = resc->num_sbs;
  2271. vf_rxq_count(vf) = resc->num_rxqs ? : bnx2x_vf_max_queue_cnt(bp, vf);
  2272. vf_txq_count(vf) = resc->num_txqs ? : bnx2x_vf_max_queue_cnt(bp, vf);
  2273. if (resc->num_mac_filters)
  2274. vf_mac_rules_cnt(vf) = resc->num_mac_filters;
  2275. if (resc->num_vlan_filters)
  2276. vf_vlan_rules_cnt(vf) = resc->num_vlan_filters;
  2277. DP(BNX2X_MSG_IOV,
  2278. "Fulfilling vf request: sb count %d, tx_count %d, rx_count %d, mac_rules_count %d, vlan_rules_count %d\n",
  2279. vf_sb_count(vf), vf_rxq_count(vf),
  2280. vf_txq_count(vf), vf_mac_rules_cnt(vf),
  2281. vf_vlan_rules_cnt(vf));
  2282. /* Initialize the queues */
  2283. if (!vf->vfqs) {
  2284. DP(BNX2X_MSG_IOV, "vf->vfqs was not allocated\n");
  2285. return -EINVAL;
  2286. }
  2287. for_each_vfq(vf, i) {
  2288. struct bnx2x_vf_queue *q = vfq_get(vf, i);
  2289. if (!q) {
  2290. DP(BNX2X_MSG_IOV, "q number %d was not allocated\n", i);
  2291. return -EINVAL;
  2292. }
  2293. q->index = i;
  2294. q->cxt = &((base_cxt + i)->eth);
  2295. q->cid = BNX2X_FIRST_VF_CID + base_vf_cid + i;
  2296. DP(BNX2X_MSG_IOV, "VFQ[%d:%d]: index %d, cid 0x%x, cxt %p\n",
  2297. vf->abs_vfid, i, q->index, q->cid, q->cxt);
  2298. /* init SP objects */
  2299. bnx2x_vfq_init(bp, vf, q);
  2300. }
  2301. vf->state = VF_ACQUIRED;
  2302. return 0;
  2303. }
  2304. int bnx2x_vf_init(struct bnx2x *bp, struct bnx2x_virtf *vf, dma_addr_t *sb_map)
  2305. {
  2306. struct bnx2x_func_init_params func_init = {0};
  2307. u16 flags = 0;
  2308. int i;
  2309. /* the sb resources are initialized at this point, do the
  2310. * FW/HW initializations
  2311. */
  2312. for_each_vf_sb(vf, i)
  2313. bnx2x_init_sb(bp, (dma_addr_t)sb_map[i], vf->abs_vfid, true,
  2314. vf_igu_sb(vf, i), vf_igu_sb(vf, i));
  2315. /* Sanity checks */
  2316. if (vf->state != VF_ACQUIRED) {
  2317. DP(BNX2X_MSG_IOV, "VF[%d] is not in VF_ACQUIRED, but %d\n",
  2318. vf->abs_vfid, vf->state);
  2319. return -EINVAL;
  2320. }
  2321. /* FLR cleanup epilogue */
  2322. if (bnx2x_vf_flr_clnup_epilog(bp, vf->abs_vfid))
  2323. return -EBUSY;
  2324. /* reset IGU VF statistics: MSIX */
  2325. REG_WR(bp, IGU_REG_STATISTIC_NUM_MESSAGE_SENT + vf->abs_vfid * 4 , 0);
  2326. /* vf init */
  2327. if (vf->cfg_flags & VF_CFG_STATS)
  2328. flags |= (FUNC_FLG_STATS | FUNC_FLG_SPQ);
  2329. if (vf->cfg_flags & VF_CFG_TPA)
  2330. flags |= FUNC_FLG_TPA;
  2331. if (is_vf_multi(vf))
  2332. flags |= FUNC_FLG_RSS;
  2333. /* function setup */
  2334. func_init.func_flgs = flags;
  2335. func_init.pf_id = BP_FUNC(bp);
  2336. func_init.func_id = FW_VF_HANDLE(vf->abs_vfid);
  2337. func_init.fw_stat_map = vf->fw_stat_map;
  2338. func_init.spq_map = vf->spq_map;
  2339. func_init.spq_prod = 0;
  2340. bnx2x_func_init(bp, &func_init);
  2341. /* Enable the vf */
  2342. bnx2x_vf_enable_access(bp, vf->abs_vfid);
  2343. bnx2x_vf_enable_traffic(bp, vf);
  2344. /* queue protection table */
  2345. for_each_vfq(vf, i)
  2346. bnx2x_vf_qtbl_set_q(bp, vf->abs_vfid,
  2347. vfq_qzone_id(vf, vfq_get(vf, i)), true);
  2348. vf->state = VF_ENABLED;
  2349. /* update vf bulletin board */
  2350. bnx2x_post_vf_bulletin(bp, vf->index);
  2351. return 0;
  2352. }
  2353. /* VFOP close (teardown the queues, delete mcasts and close HW) */
  2354. static void bnx2x_vfop_close(struct bnx2x *bp, struct bnx2x_virtf *vf)
  2355. {
  2356. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  2357. struct bnx2x_vfop_args_qx *qx = &vfop->args.qx;
  2358. enum bnx2x_vfop_close_state state = vfop->state;
  2359. struct bnx2x_vfop_cmd cmd = {
  2360. .done = bnx2x_vfop_close,
  2361. .block = false,
  2362. };
  2363. if (vfop->rc < 0)
  2364. goto op_err;
  2365. DP(BNX2X_MSG_IOV, "vf[%d] STATE: %d\n", vf->abs_vfid, state);
  2366. switch (state) {
  2367. case BNX2X_VFOP_CLOSE_QUEUES:
  2368. if (++(qx->qid) < vf_rxq_count(vf)) {
  2369. vfop->rc = bnx2x_vfop_qdown_cmd(bp, vf, &cmd, qx->qid);
  2370. if (vfop->rc)
  2371. goto op_err;
  2372. return;
  2373. }
  2374. /* remove multicasts */
  2375. vfop->state = BNX2X_VFOP_CLOSE_HW;
  2376. vfop->rc = bnx2x_vfop_mcast_cmd(bp, vf, &cmd, NULL, 0, false);
  2377. if (vfop->rc)
  2378. goto op_err;
  2379. return;
  2380. case BNX2X_VFOP_CLOSE_HW:
  2381. /* disable the interrupts */
  2382. DP(BNX2X_MSG_IOV, "disabling igu\n");
  2383. bnx2x_vf_igu_disable(bp, vf);
  2384. /* disable the VF */
  2385. DP(BNX2X_MSG_IOV, "clearing qtbl\n");
  2386. bnx2x_vf_clr_qtbl(bp, vf);
  2387. goto op_done;
  2388. default:
  2389. bnx2x_vfop_default(state);
  2390. }
  2391. op_err:
  2392. BNX2X_ERR("VF[%d] CLOSE error: rc %d\n", vf->abs_vfid, vfop->rc);
  2393. op_done:
  2394. vf->state = VF_ACQUIRED;
  2395. DP(BNX2X_MSG_IOV, "set state to acquired\n");
  2396. bnx2x_vfop_end(bp, vf, vfop);
  2397. }
  2398. int bnx2x_vfop_close_cmd(struct bnx2x *bp,
  2399. struct bnx2x_virtf *vf,
  2400. struct bnx2x_vfop_cmd *cmd)
  2401. {
  2402. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  2403. if (vfop) {
  2404. vfop->args.qx.qid = -1; /* loop */
  2405. bnx2x_vfop_opset(BNX2X_VFOP_CLOSE_QUEUES,
  2406. bnx2x_vfop_close, cmd->done);
  2407. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_close,
  2408. cmd->block);
  2409. }
  2410. return -ENOMEM;
  2411. }
  2412. /* VF release can be called either: 1. the VF was acquired but
  2413. * not enabled 2. the vf was enabled or in the process of being
  2414. * enabled
  2415. */
  2416. static void bnx2x_vfop_release(struct bnx2x *bp, struct bnx2x_virtf *vf)
  2417. {
  2418. struct bnx2x_vfop *vfop = bnx2x_vfop_cur(bp, vf);
  2419. struct bnx2x_vfop_cmd cmd = {
  2420. .done = bnx2x_vfop_release,
  2421. .block = false,
  2422. };
  2423. DP(BNX2X_MSG_IOV, "vfop->rc %d\n", vfop->rc);
  2424. if (vfop->rc < 0)
  2425. goto op_err;
  2426. DP(BNX2X_MSG_IOV, "VF[%d] STATE: %s\n", vf->abs_vfid,
  2427. vf->state == VF_FREE ? "Free" :
  2428. vf->state == VF_ACQUIRED ? "Acquired" :
  2429. vf->state == VF_ENABLED ? "Enabled" :
  2430. vf->state == VF_RESET ? "Reset" :
  2431. "Unknown");
  2432. switch (vf->state) {
  2433. case VF_ENABLED:
  2434. vfop->rc = bnx2x_vfop_close_cmd(bp, vf, &cmd);
  2435. if (vfop->rc)
  2436. goto op_err;
  2437. return;
  2438. case VF_ACQUIRED:
  2439. DP(BNX2X_MSG_IOV, "about to free resources\n");
  2440. bnx2x_vf_free_resc(bp, vf);
  2441. DP(BNX2X_MSG_IOV, "vfop->rc %d\n", vfop->rc);
  2442. goto op_done;
  2443. case VF_FREE:
  2444. case VF_RESET:
  2445. /* do nothing */
  2446. goto op_done;
  2447. default:
  2448. bnx2x_vfop_default(vf->state);
  2449. }
  2450. op_err:
  2451. BNX2X_ERR("VF[%d] RELEASE error: rc %d\n", vf->abs_vfid, vfop->rc);
  2452. op_done:
  2453. bnx2x_vfop_end(bp, vf, vfop);
  2454. }
  2455. int bnx2x_vfop_release_cmd(struct bnx2x *bp,
  2456. struct bnx2x_virtf *vf,
  2457. struct bnx2x_vfop_cmd *cmd)
  2458. {
  2459. struct bnx2x_vfop *vfop = bnx2x_vfop_add(bp, vf);
  2460. if (vfop) {
  2461. bnx2x_vfop_opset(-1, /* use vf->state */
  2462. bnx2x_vfop_release, cmd->done);
  2463. return bnx2x_vfop_transition(bp, vf, bnx2x_vfop_release,
  2464. cmd->block);
  2465. }
  2466. return -ENOMEM;
  2467. }
  2468. /* VF release ~ VF close + VF release-resources
  2469. * Release is the ultimate SW shutdown and is called whenever an
  2470. * irrecoverable error is encountered.
  2471. */
  2472. void bnx2x_vf_release(struct bnx2x *bp, struct bnx2x_virtf *vf, bool block)
  2473. {
  2474. struct bnx2x_vfop_cmd cmd = {
  2475. .done = NULL,
  2476. .block = block,
  2477. };
  2478. int rc;
  2479. bnx2x_lock_vf_pf_channel(bp, vf, CHANNEL_TLV_PF_RELEASE_VF);
  2480. rc = bnx2x_vfop_release_cmd(bp, vf, &cmd);
  2481. if (rc)
  2482. WARN(rc,
  2483. "VF[%d] Failed to allocate resources for release op- rc=%d\n",
  2484. vf->abs_vfid, rc);
  2485. }
  2486. static inline void bnx2x_vf_get_sbdf(struct bnx2x *bp,
  2487. struct bnx2x_virtf *vf, u32 *sbdf)
  2488. {
  2489. *sbdf = vf->devfn | (vf->bus << 8);
  2490. }
  2491. static inline void bnx2x_vf_get_bars(struct bnx2x *bp, struct bnx2x_virtf *vf,
  2492. struct bnx2x_vf_bar_info *bar_info)
  2493. {
  2494. int n;
  2495. bar_info->nr_bars = bp->vfdb->sriov.nres;
  2496. for (n = 0; n < bar_info->nr_bars; n++)
  2497. bar_info->bars[n] = vf->bars[n];
  2498. }
  2499. void bnx2x_lock_vf_pf_channel(struct bnx2x *bp, struct bnx2x_virtf *vf,
  2500. enum channel_tlvs tlv)
  2501. {
  2502. /* lock the channel */
  2503. mutex_lock(&vf->op_mutex);
  2504. /* record the locking op */
  2505. vf->op_current = tlv;
  2506. /* log the lock */
  2507. DP(BNX2X_MSG_IOV, "VF[%d]: vf pf channel locked by %d\n",
  2508. vf->abs_vfid, tlv);
  2509. }
  2510. void bnx2x_unlock_vf_pf_channel(struct bnx2x *bp, struct bnx2x_virtf *vf,
  2511. enum channel_tlvs expected_tlv)
  2512. {
  2513. WARN(expected_tlv != vf->op_current,
  2514. "lock mismatch: expected %d found %d", expected_tlv,
  2515. vf->op_current);
  2516. /* lock the channel */
  2517. mutex_unlock(&vf->op_mutex);
  2518. /* log the unlock */
  2519. DP(BNX2X_MSG_IOV, "VF[%d]: vf pf channel unlocked by %d\n",
  2520. vf->abs_vfid, vf->op_current);
  2521. /* record the locking op */
  2522. vf->op_current = CHANNEL_TLV_NONE;
  2523. }
  2524. int bnx2x_sriov_configure(struct pci_dev *dev, int num_vfs_param)
  2525. {
  2526. struct bnx2x *bp = netdev_priv(pci_get_drvdata(dev));
  2527. DP(BNX2X_MSG_IOV, "bnx2x_sriov_configure called with %d, BNX2X_NR_VIRTFN(bp) was %d\n",
  2528. num_vfs_param, BNX2X_NR_VIRTFN(bp));
  2529. /* HW channel is only operational when PF is up */
  2530. if (bp->state != BNX2X_STATE_OPEN) {
  2531. BNX2X_ERR("VF num configurtion via sysfs not supported while PF is down");
  2532. return -EINVAL;
  2533. }
  2534. /* we are always bound by the total_vfs in the configuration space */
  2535. if (num_vfs_param > BNX2X_NR_VIRTFN(bp)) {
  2536. BNX2X_ERR("truncating requested number of VFs (%d) down to maximum allowed (%d)\n",
  2537. num_vfs_param, BNX2X_NR_VIRTFN(bp));
  2538. num_vfs_param = BNX2X_NR_VIRTFN(bp);
  2539. }
  2540. bp->requested_nr_virtfn = num_vfs_param;
  2541. if (num_vfs_param == 0) {
  2542. pci_disable_sriov(dev);
  2543. return 0;
  2544. } else {
  2545. return bnx2x_enable_sriov(bp);
  2546. }
  2547. }
  2548. int bnx2x_enable_sriov(struct bnx2x *bp)
  2549. {
  2550. int rc = 0, req_vfs = bp->requested_nr_virtfn;
  2551. rc = pci_enable_sriov(bp->pdev, req_vfs);
  2552. if (rc) {
  2553. BNX2X_ERR("pci_enable_sriov failed with %d\n", rc);
  2554. return rc;
  2555. }
  2556. DP(BNX2X_MSG_IOV, "sriov enabled (%d vfs)\n", req_vfs);
  2557. return req_vfs;
  2558. }
  2559. void bnx2x_pf_set_vfs_vlan(struct bnx2x *bp)
  2560. {
  2561. int vfidx;
  2562. struct pf_vf_bulletin_content *bulletin;
  2563. DP(BNX2X_MSG_IOV, "configuring vlan for VFs from sp-task\n");
  2564. for_each_vf(bp, vfidx) {
  2565. bulletin = BP_VF_BULLETIN(bp, vfidx);
  2566. if (BP_VF(bp, vfidx)->cfg_flags & VF_CFG_VLAN)
  2567. bnx2x_set_vf_vlan(bp->dev, vfidx, bulletin->vlan, 0);
  2568. }
  2569. }
  2570. void bnx2x_disable_sriov(struct bnx2x *bp)
  2571. {
  2572. pci_disable_sriov(bp->pdev);
  2573. }
  2574. static int bnx2x_vf_ndo_sanity(struct bnx2x *bp, int vfidx,
  2575. struct bnx2x_virtf *vf)
  2576. {
  2577. if (!IS_SRIOV(bp)) {
  2578. BNX2X_ERR("vf ndo called though sriov is disabled\n");
  2579. return -EINVAL;
  2580. }
  2581. if (vfidx >= BNX2X_NR_VIRTFN(bp)) {
  2582. BNX2X_ERR("vf ndo called for uninitialized VF. vfidx was %d BNX2X_NR_VIRTFN was %d\n",
  2583. vfidx, BNX2X_NR_VIRTFN(bp));
  2584. return -EINVAL;
  2585. }
  2586. if (!vf) {
  2587. BNX2X_ERR("vf ndo called but vf was null. vfidx was %d\n",
  2588. vfidx);
  2589. return -EINVAL;
  2590. }
  2591. return 0;
  2592. }
  2593. int bnx2x_get_vf_config(struct net_device *dev, int vfidx,
  2594. struct ifla_vf_info *ivi)
  2595. {
  2596. struct bnx2x *bp = netdev_priv(dev);
  2597. struct bnx2x_virtf *vf = BP_VF(bp, vfidx);
  2598. struct bnx2x_vlan_mac_obj *mac_obj = &bnx2x_vfq(vf, 0, mac_obj);
  2599. struct bnx2x_vlan_mac_obj *vlan_obj = &bnx2x_vfq(vf, 0, vlan_obj);
  2600. struct pf_vf_bulletin_content *bulletin = BP_VF_BULLETIN(bp, vfidx);
  2601. int rc;
  2602. /* sanity */
  2603. rc = bnx2x_vf_ndo_sanity(bp, vfidx, vf);
  2604. if (rc)
  2605. return rc;
  2606. if (!mac_obj || !vlan_obj || !bulletin) {
  2607. BNX2X_ERR("VF partially initialized\n");
  2608. return -EINVAL;
  2609. }
  2610. ivi->vf = vfidx;
  2611. ivi->qos = 0;
  2612. ivi->tx_rate = 10000; /* always 10G. TBA take from link struct */
  2613. ivi->spoofchk = 1; /*always enabled */
  2614. if (vf->state == VF_ENABLED) {
  2615. /* mac and vlan are in vlan_mac objects */
  2616. mac_obj->get_n_elements(bp, mac_obj, 1, (u8 *)&ivi->mac,
  2617. 0, ETH_ALEN);
  2618. vlan_obj->get_n_elements(bp, vlan_obj, 1, (u8 *)&ivi->vlan,
  2619. 0, VLAN_HLEN);
  2620. } else {
  2621. /* mac */
  2622. if (bulletin->valid_bitmap & (1 << MAC_ADDR_VALID))
  2623. /* mac configured by ndo so its in bulletin board */
  2624. memcpy(&ivi->mac, bulletin->mac, ETH_ALEN);
  2625. else
  2626. /* funtion has not been loaded yet. Show mac as 0s */
  2627. memset(&ivi->mac, 0, ETH_ALEN);
  2628. /* vlan */
  2629. if (bulletin->valid_bitmap & (1 << VLAN_VALID))
  2630. /* vlan configured by ndo so its in bulletin board */
  2631. memcpy(&ivi->vlan, &bulletin->vlan, VLAN_HLEN);
  2632. else
  2633. /* funtion has not been loaded yet. Show vlans as 0s */
  2634. memset(&ivi->vlan, 0, VLAN_HLEN);
  2635. }
  2636. return 0;
  2637. }
  2638. /* New mac for VF. Consider these cases:
  2639. * 1. VF hasn't been acquired yet - save the mac in local bulletin board and
  2640. * supply at acquire.
  2641. * 2. VF has already been acquired but has not yet initialized - store in local
  2642. * bulletin board. mac will be posted on VF bulletin board after VF init. VF
  2643. * will configure this mac when it is ready.
  2644. * 3. VF has already initialized but has not yet setup a queue - post the new
  2645. * mac on VF's bulletin board right now. VF will configure this mac when it
  2646. * is ready.
  2647. * 4. VF has already set a queue - delete any macs already configured for this
  2648. * queue and manually config the new mac.
  2649. * In any event, once this function has been called refuse any attempts by the
  2650. * VF to configure any mac for itself except for this mac. In case of a race
  2651. * where the VF fails to see the new post on its bulletin board before sending a
  2652. * mac configuration request, the PF will simply fail the request and VF can try
  2653. * again after consulting its bulletin board.
  2654. */
  2655. int bnx2x_set_vf_mac(struct net_device *dev, int vfidx, u8 *mac)
  2656. {
  2657. struct bnx2x *bp = netdev_priv(dev);
  2658. int rc, q_logical_state;
  2659. struct bnx2x_virtf *vf = BP_VF(bp, vfidx);
  2660. struct pf_vf_bulletin_content *bulletin = BP_VF_BULLETIN(bp, vfidx);
  2661. /* sanity */
  2662. rc = bnx2x_vf_ndo_sanity(bp, vfidx, vf);
  2663. if (rc)
  2664. return rc;
  2665. if (!is_valid_ether_addr(mac)) {
  2666. BNX2X_ERR("mac address invalid\n");
  2667. return -EINVAL;
  2668. }
  2669. /* update PF's copy of the VF's bulletin. will no longer accept mac
  2670. * configuration requests from vf unless match this mac
  2671. */
  2672. bulletin->valid_bitmap |= 1 << MAC_ADDR_VALID;
  2673. memcpy(bulletin->mac, mac, ETH_ALEN);
  2674. /* Post update on VF's bulletin board */
  2675. rc = bnx2x_post_vf_bulletin(bp, vfidx);
  2676. if (rc) {
  2677. BNX2X_ERR("failed to update VF[%d] bulletin\n", vfidx);
  2678. return rc;
  2679. }
  2680. /* is vf initialized and queue set up? */
  2681. q_logical_state =
  2682. bnx2x_get_q_logical_state(bp, &bnx2x_vfq(vf, 0, sp_obj));
  2683. if (vf->state == VF_ENABLED &&
  2684. q_logical_state == BNX2X_Q_LOGICAL_STATE_ACTIVE) {
  2685. /* configure the mac in device on this vf's queue */
  2686. unsigned long ramrod_flags = 0;
  2687. struct bnx2x_vlan_mac_obj *mac_obj = &bnx2x_vfq(vf, 0, mac_obj);
  2688. /* must lock vfpf channel to protect against vf flows */
  2689. bnx2x_lock_vf_pf_channel(bp, vf, CHANNEL_TLV_PF_SET_MAC);
  2690. /* remove existing eth macs */
  2691. rc = bnx2x_del_all_macs(bp, mac_obj, BNX2X_ETH_MAC, true);
  2692. if (rc) {
  2693. BNX2X_ERR("failed to delete eth macs\n");
  2694. return -EINVAL;
  2695. }
  2696. /* remove existing uc list macs */
  2697. rc = bnx2x_del_all_macs(bp, mac_obj, BNX2X_UC_LIST_MAC, true);
  2698. if (rc) {
  2699. BNX2X_ERR("failed to delete uc_list macs\n");
  2700. return -EINVAL;
  2701. }
  2702. /* configure the new mac to device */
  2703. __set_bit(RAMROD_COMP_WAIT, &ramrod_flags);
  2704. bnx2x_set_mac_one(bp, (u8 *)&bulletin->mac, mac_obj, true,
  2705. BNX2X_ETH_MAC, &ramrod_flags);
  2706. bnx2x_unlock_vf_pf_channel(bp, vf, CHANNEL_TLV_PF_SET_MAC);
  2707. }
  2708. return 0;
  2709. }
  2710. int bnx2x_set_vf_vlan(struct net_device *dev, int vfidx, u16 vlan, u8 qos)
  2711. {
  2712. struct bnx2x *bp = netdev_priv(dev);
  2713. int rc, q_logical_state;
  2714. struct bnx2x_virtf *vf = BP_VF(bp, vfidx);
  2715. struct pf_vf_bulletin_content *bulletin = BP_VF_BULLETIN(bp, vfidx);
  2716. /* sanity */
  2717. rc = bnx2x_vf_ndo_sanity(bp, vfidx, vf);
  2718. if (rc)
  2719. return rc;
  2720. if (vlan > 4095) {
  2721. BNX2X_ERR("illegal vlan value %d\n", vlan);
  2722. return -EINVAL;
  2723. }
  2724. DP(BNX2X_MSG_IOV, "configuring VF %d with VLAN %d qos %d\n",
  2725. vfidx, vlan, 0);
  2726. /* update PF's copy of the VF's bulletin. No point in posting the vlan
  2727. * to the VF since it doesn't have anything to do with it. But it useful
  2728. * to store it here in case the VF is not up yet and we can only
  2729. * configure the vlan later when it does.
  2730. */
  2731. bulletin->valid_bitmap |= 1 << VLAN_VALID;
  2732. bulletin->vlan = vlan;
  2733. /* is vf initialized and queue set up? */
  2734. q_logical_state =
  2735. bnx2x_get_q_logical_state(bp, &bnx2x_vfq(vf, 0, sp_obj));
  2736. if (vf->state == VF_ENABLED &&
  2737. q_logical_state == BNX2X_Q_LOGICAL_STATE_ACTIVE) {
  2738. /* configure the vlan in device on this vf's queue */
  2739. unsigned long ramrod_flags = 0;
  2740. unsigned long vlan_mac_flags = 0;
  2741. struct bnx2x_vlan_mac_obj *vlan_obj =
  2742. &bnx2x_vfq(vf, 0, vlan_obj);
  2743. struct bnx2x_vlan_mac_ramrod_params ramrod_param;
  2744. struct bnx2x_queue_state_params q_params = {NULL};
  2745. struct bnx2x_queue_update_params *update_params;
  2746. memset(&ramrod_param, 0, sizeof(ramrod_param));
  2747. /* must lock vfpf channel to protect against vf flows */
  2748. bnx2x_lock_vf_pf_channel(bp, vf, CHANNEL_TLV_PF_SET_VLAN);
  2749. /* remove existing vlans */
  2750. __set_bit(RAMROD_COMP_WAIT, &ramrod_flags);
  2751. rc = vlan_obj->delete_all(bp, vlan_obj, &vlan_mac_flags,
  2752. &ramrod_flags);
  2753. if (rc) {
  2754. BNX2X_ERR("failed to delete vlans\n");
  2755. return -EINVAL;
  2756. }
  2757. /* send queue update ramrod to configure default vlan and silent
  2758. * vlan removal
  2759. */
  2760. __set_bit(RAMROD_COMP_WAIT, &q_params.ramrod_flags);
  2761. q_params.cmd = BNX2X_Q_CMD_UPDATE;
  2762. q_params.q_obj = &bnx2x_vfq(vf, 0, sp_obj);
  2763. update_params = &q_params.params.update;
  2764. __set_bit(BNX2X_Q_UPDATE_DEF_VLAN_EN_CHNG,
  2765. &update_params->update_flags);
  2766. __set_bit(BNX2X_Q_UPDATE_SILENT_VLAN_REM_CHNG,
  2767. &update_params->update_flags);
  2768. if (vlan == 0) {
  2769. /* if vlan is 0 then we want to leave the VF traffic
  2770. * untagged, and leave the incoming traffic untouched
  2771. * (i.e. do not remove any vlan tags).
  2772. */
  2773. __clear_bit(BNX2X_Q_UPDATE_DEF_VLAN_EN,
  2774. &update_params->update_flags);
  2775. __clear_bit(BNX2X_Q_UPDATE_SILENT_VLAN_REM,
  2776. &update_params->update_flags);
  2777. } else {
  2778. /* configure the new vlan to device */
  2779. __set_bit(RAMROD_COMP_WAIT, &ramrod_flags);
  2780. ramrod_param.vlan_mac_obj = vlan_obj;
  2781. ramrod_param.ramrod_flags = ramrod_flags;
  2782. ramrod_param.user_req.u.vlan.vlan = vlan;
  2783. ramrod_param.user_req.cmd = BNX2X_VLAN_MAC_ADD;
  2784. rc = bnx2x_config_vlan_mac(bp, &ramrod_param);
  2785. if (rc) {
  2786. BNX2X_ERR("failed to configure vlan\n");
  2787. return -EINVAL;
  2788. }
  2789. /* configure default vlan to vf queue and set silent
  2790. * vlan removal (the vf remains unaware of this vlan).
  2791. */
  2792. update_params = &q_params.params.update;
  2793. __set_bit(BNX2X_Q_UPDATE_DEF_VLAN_EN,
  2794. &update_params->update_flags);
  2795. __set_bit(BNX2X_Q_UPDATE_SILENT_VLAN_REM,
  2796. &update_params->update_flags);
  2797. update_params->def_vlan = vlan;
  2798. }
  2799. /* Update the Queue state */
  2800. rc = bnx2x_queue_state_change(bp, &q_params);
  2801. if (rc) {
  2802. BNX2X_ERR("Failed to configure default VLAN\n");
  2803. return rc;
  2804. }
  2805. /* clear the flag indicating that this VF needs its vlan
  2806. * (will only be set if the HV configured th Vlan before vf was
  2807. * and we were called because the VF came up later
  2808. */
  2809. vf->cfg_flags &= ~VF_CFG_VLAN;
  2810. bnx2x_unlock_vf_pf_channel(bp, vf, CHANNEL_TLV_PF_SET_VLAN);
  2811. }
  2812. return 0;
  2813. }
  2814. /* crc is the first field in the bulletin board. compute the crc over the
  2815. * entire bulletin board excluding the crc field itself
  2816. */
  2817. u32 bnx2x_crc_vf_bulletin(struct bnx2x *bp,
  2818. struct pf_vf_bulletin_content *bulletin)
  2819. {
  2820. return crc32(BULLETIN_CRC_SEED,
  2821. ((u8 *)bulletin) + sizeof(bulletin->crc),
  2822. bulletin->length - sizeof(bulletin->crc));
  2823. }
  2824. /* Check for new posts on the bulletin board */
  2825. enum sample_bulletin_result bnx2x_sample_bulletin(struct bnx2x *bp)
  2826. {
  2827. struct pf_vf_bulletin_content bulletin = bp->pf2vf_bulletin->content;
  2828. int attempts;
  2829. /* bulletin board hasn't changed since last sample */
  2830. if (bp->old_bulletin.version == bulletin.version)
  2831. return PFVF_BULLETIN_UNCHANGED;
  2832. /* validate crc of new bulletin board */
  2833. if (bp->old_bulletin.version != bp->pf2vf_bulletin->content.version) {
  2834. /* sampling structure in mid post may result with corrupted data
  2835. * validate crc to ensure coherency.
  2836. */
  2837. for (attempts = 0; attempts < BULLETIN_ATTEMPTS; attempts++) {
  2838. bulletin = bp->pf2vf_bulletin->content;
  2839. if (bulletin.crc == bnx2x_crc_vf_bulletin(bp,
  2840. &bulletin))
  2841. break;
  2842. BNX2X_ERR("bad crc on bulletin board. contained %x computed %x\n",
  2843. bulletin.crc,
  2844. bnx2x_crc_vf_bulletin(bp, &bulletin));
  2845. }
  2846. if (attempts >= BULLETIN_ATTEMPTS) {
  2847. BNX2X_ERR("pf to vf bulletin board crc was wrong %d consecutive times. Aborting\n",
  2848. attempts);
  2849. return PFVF_BULLETIN_CRC_ERR;
  2850. }
  2851. }
  2852. /* the mac address in bulletin board is valid and is new */
  2853. if (bulletin.valid_bitmap & 1 << MAC_ADDR_VALID &&
  2854. memcmp(bulletin.mac, bp->old_bulletin.mac, ETH_ALEN)) {
  2855. /* update new mac to net device */
  2856. memcpy(bp->dev->dev_addr, bulletin.mac, ETH_ALEN);
  2857. }
  2858. /* the vlan in bulletin board is valid and is new */
  2859. if (bulletin.valid_bitmap & 1 << VLAN_VALID)
  2860. memcpy(&bulletin.vlan, &bp->old_bulletin.vlan, VLAN_HLEN);
  2861. /* copy new bulletin board to bp */
  2862. bp->old_bulletin = bulletin;
  2863. return PFVF_BULLETIN_UPDATED;
  2864. }
  2865. void bnx2x_vf_map_doorbells(struct bnx2x *bp)
  2866. {
  2867. /* vf doorbells are embedded within the regview */
  2868. bp->doorbells = bp->regview + PXP_VF_ADDR_DB_START;
  2869. }
  2870. int bnx2x_vf_pci_alloc(struct bnx2x *bp)
  2871. {
  2872. /* allocate vf2pf mailbox for vf to pf channel */
  2873. BNX2X_PCI_ALLOC(bp->vf2pf_mbox, &bp->vf2pf_mbox_mapping,
  2874. sizeof(struct bnx2x_vf_mbx_msg));
  2875. /* allocate pf 2 vf bulletin board */
  2876. BNX2X_PCI_ALLOC(bp->pf2vf_bulletin, &bp->pf2vf_bulletin_mapping,
  2877. sizeof(union pf_vf_bulletin));
  2878. return 0;
  2879. alloc_mem_err:
  2880. BNX2X_PCI_FREE(bp->vf2pf_mbox, bp->vf2pf_mbox_mapping,
  2881. sizeof(struct bnx2x_vf_mbx_msg));
  2882. BNX2X_PCI_FREE(bp->vf2pf_mbox, bp->vf2pf_mbox_mapping,
  2883. sizeof(union pf_vf_bulletin));
  2884. return -ENOMEM;
  2885. }
  2886. int bnx2x_open_epilog(struct bnx2x *bp)
  2887. {
  2888. /* Enable sriov via delayed work. This must be done via delayed work
  2889. * because it causes the probe of the vf devices to be run, which invoke
  2890. * register_netdevice which must have rtnl lock taken. As we are holding
  2891. * the lock right now, that could only work if the probe would not take
  2892. * the lock. However, as the probe of the vf may be called from other
  2893. * contexts as well (such as passthrough to vm failes) it can't assume
  2894. * the lock is being held for it. Using delayed work here allows the
  2895. * probe code to simply take the lock (i.e. wait for it to be released
  2896. * if it is being held). We only want to do this if the number of VFs
  2897. * was set before PF driver was loaded.
  2898. */
  2899. if (IS_SRIOV(bp) && BNX2X_NR_VIRTFN(bp)) {
  2900. smp_mb__before_clear_bit();
  2901. set_bit(BNX2X_SP_RTNL_ENABLE_SRIOV, &bp->sp_rtnl_state);
  2902. smp_mb__after_clear_bit();
  2903. schedule_delayed_work(&bp->sp_rtnl_task, 0);
  2904. }
  2905. return 0;
  2906. }