devices.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765
  1. /*
  2. * linux/arch/arm/mach-omap2/devices.c
  3. *
  4. * OMAP2 platform device setup/initialization
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. */
  11. #include <linux/gpio.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/io.h>
  16. #include <linux/clk.h>
  17. #include <linux/err.h>
  18. #include <linux/slab.h>
  19. #include <linux/of.h>
  20. #include <linux/platform_data/omap4-keypad.h>
  21. #include <mach/hardware.h>
  22. #include <mach/irqs.h>
  23. #include <asm/mach-types.h>
  24. #include <asm/mach/map.h>
  25. #include <asm/pmu.h>
  26. #include <plat/tc.h>
  27. #include <plat/board.h>
  28. #include <plat/mcbsp.h>
  29. #include <plat/mmc.h>
  30. #include <plat/dma.h>
  31. #include <plat/omap_hwmod.h>
  32. #include <plat/omap_device.h>
  33. #include <plat/omap4-keypad.h>
  34. #include "mux.h"
  35. #include "control.h"
  36. #include "devices.h"
  37. #define L3_MODULES_MAX_LEN 12
  38. #define L3_MODULES 3
  39. static int __init omap3_l3_init(void)
  40. {
  41. int l;
  42. struct omap_hwmod *oh;
  43. struct platform_device *pdev;
  44. char oh_name[L3_MODULES_MAX_LEN];
  45. /*
  46. * To avoid code running on other OMAPs in
  47. * multi-omap builds
  48. */
  49. if (!(cpu_is_omap34xx()))
  50. return -ENODEV;
  51. l = snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main");
  52. oh = omap_hwmod_lookup(oh_name);
  53. if (!oh)
  54. pr_err("could not look up %s\n", oh_name);
  55. pdev = omap_device_build("omap_l3_smx", 0, oh, NULL, 0,
  56. NULL, 0, 0);
  57. WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
  58. return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
  59. }
  60. postcore_initcall(omap3_l3_init);
  61. static int __init omap4_l3_init(void)
  62. {
  63. int l, i;
  64. struct omap_hwmod *oh[3];
  65. struct platform_device *pdev;
  66. char oh_name[L3_MODULES_MAX_LEN];
  67. /* If dtb is there, the devices will be created dynamically */
  68. if (of_have_populated_dt())
  69. return -ENODEV;
  70. /*
  71. * To avoid code running on other OMAPs in
  72. * multi-omap builds
  73. */
  74. if (!(cpu_is_omap44xx()))
  75. return -ENODEV;
  76. for (i = 0; i < L3_MODULES; i++) {
  77. l = snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main_%d", i+1);
  78. oh[i] = omap_hwmod_lookup(oh_name);
  79. if (!(oh[i]))
  80. pr_err("could not look up %s\n", oh_name);
  81. }
  82. pdev = omap_device_build_ss("omap_l3_noc", 0, oh, 3, NULL,
  83. 0, NULL, 0, 0);
  84. WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
  85. return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
  86. }
  87. postcore_initcall(omap4_l3_init);
  88. #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
  89. static struct resource omap2cam_resources[] = {
  90. {
  91. .start = OMAP24XX_CAMERA_BASE,
  92. .end = OMAP24XX_CAMERA_BASE + 0xfff,
  93. .flags = IORESOURCE_MEM,
  94. },
  95. {
  96. .start = INT_24XX_CAM_IRQ,
  97. .flags = IORESOURCE_IRQ,
  98. }
  99. };
  100. static struct platform_device omap2cam_device = {
  101. .name = "omap24xxcam",
  102. .id = -1,
  103. .num_resources = ARRAY_SIZE(omap2cam_resources),
  104. .resource = omap2cam_resources,
  105. };
  106. #endif
  107. #if defined(CONFIG_IOMMU_API)
  108. #include <plat/iommu.h>
  109. static struct resource omap3isp_resources[] = {
  110. {
  111. .start = OMAP3430_ISP_BASE,
  112. .end = OMAP3430_ISP_END,
  113. .flags = IORESOURCE_MEM,
  114. },
  115. {
  116. .start = OMAP3430_ISP_CCP2_BASE,
  117. .end = OMAP3430_ISP_CCP2_END,
  118. .flags = IORESOURCE_MEM,
  119. },
  120. {
  121. .start = OMAP3430_ISP_CCDC_BASE,
  122. .end = OMAP3430_ISP_CCDC_END,
  123. .flags = IORESOURCE_MEM,
  124. },
  125. {
  126. .start = OMAP3430_ISP_HIST_BASE,
  127. .end = OMAP3430_ISP_HIST_END,
  128. .flags = IORESOURCE_MEM,
  129. },
  130. {
  131. .start = OMAP3430_ISP_H3A_BASE,
  132. .end = OMAP3430_ISP_H3A_END,
  133. .flags = IORESOURCE_MEM,
  134. },
  135. {
  136. .start = OMAP3430_ISP_PREV_BASE,
  137. .end = OMAP3430_ISP_PREV_END,
  138. .flags = IORESOURCE_MEM,
  139. },
  140. {
  141. .start = OMAP3430_ISP_RESZ_BASE,
  142. .end = OMAP3430_ISP_RESZ_END,
  143. .flags = IORESOURCE_MEM,
  144. },
  145. {
  146. .start = OMAP3430_ISP_SBL_BASE,
  147. .end = OMAP3430_ISP_SBL_END,
  148. .flags = IORESOURCE_MEM,
  149. },
  150. {
  151. .start = OMAP3430_ISP_CSI2A_REGS1_BASE,
  152. .end = OMAP3430_ISP_CSI2A_REGS1_END,
  153. .flags = IORESOURCE_MEM,
  154. },
  155. {
  156. .start = OMAP3430_ISP_CSIPHY2_BASE,
  157. .end = OMAP3430_ISP_CSIPHY2_END,
  158. .flags = IORESOURCE_MEM,
  159. },
  160. {
  161. .start = OMAP3630_ISP_CSI2A_REGS2_BASE,
  162. .end = OMAP3630_ISP_CSI2A_REGS2_END,
  163. .flags = IORESOURCE_MEM,
  164. },
  165. {
  166. .start = OMAP3630_ISP_CSI2C_REGS1_BASE,
  167. .end = OMAP3630_ISP_CSI2C_REGS1_END,
  168. .flags = IORESOURCE_MEM,
  169. },
  170. {
  171. .start = OMAP3630_ISP_CSIPHY1_BASE,
  172. .end = OMAP3630_ISP_CSIPHY1_END,
  173. .flags = IORESOURCE_MEM,
  174. },
  175. {
  176. .start = OMAP3630_ISP_CSI2C_REGS2_BASE,
  177. .end = OMAP3630_ISP_CSI2C_REGS2_END,
  178. .flags = IORESOURCE_MEM,
  179. },
  180. {
  181. .start = INT_34XX_CAM_IRQ,
  182. .flags = IORESOURCE_IRQ,
  183. }
  184. };
  185. static struct platform_device omap3isp_device = {
  186. .name = "omap3isp",
  187. .id = -1,
  188. .num_resources = ARRAY_SIZE(omap3isp_resources),
  189. .resource = omap3isp_resources,
  190. };
  191. static struct omap_iommu_arch_data omap3_isp_iommu = {
  192. .name = "isp",
  193. };
  194. int omap3_init_camera(struct isp_platform_data *pdata)
  195. {
  196. omap3isp_device.dev.platform_data = pdata;
  197. omap3isp_device.dev.archdata.iommu = &omap3_isp_iommu;
  198. return platform_device_register(&omap3isp_device);
  199. }
  200. #else /* !CONFIG_IOMMU_API */
  201. int omap3_init_camera(struct isp_platform_data *pdata)
  202. {
  203. return 0;
  204. }
  205. #endif
  206. static inline void omap_init_camera(void)
  207. {
  208. #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
  209. if (cpu_is_omap24xx())
  210. platform_device_register(&omap2cam_device);
  211. #endif
  212. }
  213. int __init omap4_keyboard_init(struct omap4_keypad_platform_data
  214. *sdp4430_keypad_data, struct omap_board_data *bdata)
  215. {
  216. struct platform_device *pdev;
  217. struct omap_hwmod *oh;
  218. struct omap4_keypad_platform_data *keypad_data;
  219. unsigned int id = -1;
  220. char *oh_name = "kbd";
  221. char *name = "omap4-keypad";
  222. oh = omap_hwmod_lookup(oh_name);
  223. if (!oh) {
  224. pr_err("Could not look up %s\n", oh_name);
  225. return -ENODEV;
  226. }
  227. keypad_data = sdp4430_keypad_data;
  228. pdev = omap_device_build(name, id, oh, keypad_data,
  229. sizeof(struct omap4_keypad_platform_data), NULL, 0, 0);
  230. if (IS_ERR(pdev)) {
  231. WARN(1, "Can't build omap_device for %s:%s.\n",
  232. name, oh->name);
  233. return PTR_ERR(pdev);
  234. }
  235. oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
  236. return 0;
  237. }
  238. #if defined(CONFIG_OMAP_MBOX_FWK) || defined(CONFIG_OMAP_MBOX_FWK_MODULE)
  239. static inline void omap_init_mbox(void)
  240. {
  241. struct omap_hwmod *oh;
  242. struct platform_device *pdev;
  243. oh = omap_hwmod_lookup("mailbox");
  244. if (!oh) {
  245. pr_err("%s: unable to find hwmod\n", __func__);
  246. return;
  247. }
  248. pdev = omap_device_build("omap-mailbox", -1, oh, NULL, 0, NULL, 0, 0);
  249. WARN(IS_ERR(pdev), "%s: could not build device, err %ld\n",
  250. __func__, PTR_ERR(pdev));
  251. }
  252. #else
  253. static inline void omap_init_mbox(void) { }
  254. #endif /* CONFIG_OMAP_MBOX_FWK */
  255. static inline void omap_init_sti(void) {}
  256. #if defined(CONFIG_SND_SOC) || defined(CONFIG_SND_SOC_MODULE)
  257. static struct platform_device omap_pcm = {
  258. .name = "omap-pcm-audio",
  259. .id = -1,
  260. };
  261. /*
  262. * OMAP2420 has 2 McBSP ports
  263. * OMAP2430 has 5 McBSP ports
  264. * OMAP3 has 5 McBSP ports
  265. * OMAP4 has 4 McBSP ports
  266. */
  267. OMAP_MCBSP_PLATFORM_DEVICE(1);
  268. OMAP_MCBSP_PLATFORM_DEVICE(2);
  269. OMAP_MCBSP_PLATFORM_DEVICE(3);
  270. OMAP_MCBSP_PLATFORM_DEVICE(4);
  271. OMAP_MCBSP_PLATFORM_DEVICE(5);
  272. static void omap_init_audio(void)
  273. {
  274. platform_device_register(&omap_mcbsp1);
  275. platform_device_register(&omap_mcbsp2);
  276. if (cpu_is_omap243x() || cpu_is_omap34xx() || cpu_is_omap44xx()) {
  277. platform_device_register(&omap_mcbsp3);
  278. platform_device_register(&omap_mcbsp4);
  279. }
  280. if (cpu_is_omap243x() || cpu_is_omap34xx())
  281. platform_device_register(&omap_mcbsp5);
  282. platform_device_register(&omap_pcm);
  283. }
  284. #else
  285. static inline void omap_init_audio(void) {}
  286. #endif
  287. #if defined(CONFIG_SND_OMAP_SOC_MCPDM) || \
  288. defined(CONFIG_SND_OMAP_SOC_MCPDM_MODULE)
  289. static void omap_init_mcpdm(void)
  290. {
  291. struct omap_hwmod *oh;
  292. struct platform_device *pdev;
  293. oh = omap_hwmod_lookup("mcpdm");
  294. if (!oh) {
  295. printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
  296. return;
  297. }
  298. pdev = omap_device_build("omap-mcpdm", -1, oh, NULL, 0, NULL, 0, 0);
  299. WARN(IS_ERR(pdev), "Can't build omap_device for omap-mcpdm.\n");
  300. }
  301. #else
  302. static inline void omap_init_mcpdm(void) {}
  303. #endif
  304. #if defined(CONFIG_SND_OMAP_SOC_DMIC) || \
  305. defined(CONFIG_SND_OMAP_SOC_DMIC_MODULE)
  306. static void omap_init_dmic(void)
  307. {
  308. struct omap_hwmod *oh;
  309. struct platform_device *pdev;
  310. oh = omap_hwmod_lookup("dmic");
  311. if (!oh) {
  312. printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
  313. return;
  314. }
  315. pdev = omap_device_build("omap-dmic", -1, oh, NULL, 0, NULL, 0, 0);
  316. WARN(IS_ERR(pdev), "Can't build omap_device for omap-dmic.\n");
  317. }
  318. #else
  319. static inline void omap_init_dmic(void) {}
  320. #endif
  321. #if defined(CONFIG_SPI_OMAP24XX) || defined(CONFIG_SPI_OMAP24XX_MODULE)
  322. #include <plat/mcspi.h>
  323. static int omap_mcspi_init(struct omap_hwmod *oh, void *unused)
  324. {
  325. struct platform_device *pdev;
  326. char *name = "omap2_mcspi";
  327. struct omap2_mcspi_platform_config *pdata;
  328. static int spi_num;
  329. struct omap2_mcspi_dev_attr *mcspi_attrib = oh->dev_attr;
  330. pdata = kzalloc(sizeof(*pdata), GFP_KERNEL);
  331. if (!pdata) {
  332. pr_err("Memory allocation for McSPI device failed\n");
  333. return -ENOMEM;
  334. }
  335. pdata->num_cs = mcspi_attrib->num_chipselect;
  336. switch (oh->class->rev) {
  337. case OMAP2_MCSPI_REV:
  338. case OMAP3_MCSPI_REV:
  339. pdata->regs_offset = 0;
  340. break;
  341. case OMAP4_MCSPI_REV:
  342. pdata->regs_offset = OMAP4_MCSPI_REG_OFFSET;
  343. break;
  344. default:
  345. pr_err("Invalid McSPI Revision value\n");
  346. kfree(pdata);
  347. return -EINVAL;
  348. }
  349. spi_num++;
  350. pdev = omap_device_build(name, spi_num, oh, pdata,
  351. sizeof(*pdata), NULL, 0, 0);
  352. WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s\n",
  353. name, oh->name);
  354. kfree(pdata);
  355. return 0;
  356. }
  357. static void omap_init_mcspi(void)
  358. {
  359. omap_hwmod_for_each_by_class("mcspi", omap_mcspi_init, NULL);
  360. }
  361. #else
  362. static inline void omap_init_mcspi(void) {}
  363. #endif
  364. static struct resource omap2_pmu_resource = {
  365. .start = 3,
  366. .end = 3,
  367. .flags = IORESOURCE_IRQ,
  368. };
  369. static struct resource omap3_pmu_resource = {
  370. .start = INT_34XX_BENCH_MPU_EMUL,
  371. .end = INT_34XX_BENCH_MPU_EMUL,
  372. .flags = IORESOURCE_IRQ,
  373. };
  374. static struct platform_device omap_pmu_device = {
  375. .name = "arm-pmu",
  376. .id = ARM_PMU_DEVICE_CPU,
  377. .num_resources = 1,
  378. };
  379. static void omap_init_pmu(void)
  380. {
  381. if (cpu_is_omap24xx())
  382. omap_pmu_device.resource = &omap2_pmu_resource;
  383. else if (cpu_is_omap34xx())
  384. omap_pmu_device.resource = &omap3_pmu_resource;
  385. else
  386. return;
  387. platform_device_register(&omap_pmu_device);
  388. }
  389. #if defined(CONFIG_CRYPTO_DEV_OMAP_SHAM) || defined(CONFIG_CRYPTO_DEV_OMAP_SHAM_MODULE)
  390. #ifdef CONFIG_ARCH_OMAP2
  391. static struct resource omap2_sham_resources[] = {
  392. {
  393. .start = OMAP24XX_SEC_SHA1MD5_BASE,
  394. .end = OMAP24XX_SEC_SHA1MD5_BASE + 0x64,
  395. .flags = IORESOURCE_MEM,
  396. },
  397. {
  398. .start = INT_24XX_SHA1MD5,
  399. .flags = IORESOURCE_IRQ,
  400. }
  401. };
  402. static int omap2_sham_resources_sz = ARRAY_SIZE(omap2_sham_resources);
  403. #else
  404. #define omap2_sham_resources NULL
  405. #define omap2_sham_resources_sz 0
  406. #endif
  407. #ifdef CONFIG_ARCH_OMAP3
  408. static struct resource omap3_sham_resources[] = {
  409. {
  410. .start = OMAP34XX_SEC_SHA1MD5_BASE,
  411. .end = OMAP34XX_SEC_SHA1MD5_BASE + 0x64,
  412. .flags = IORESOURCE_MEM,
  413. },
  414. {
  415. .start = INT_34XX_SHA1MD52_IRQ,
  416. .flags = IORESOURCE_IRQ,
  417. },
  418. {
  419. .start = OMAP34XX_DMA_SHA1MD5_RX,
  420. .flags = IORESOURCE_DMA,
  421. }
  422. };
  423. static int omap3_sham_resources_sz = ARRAY_SIZE(omap3_sham_resources);
  424. #else
  425. #define omap3_sham_resources NULL
  426. #define omap3_sham_resources_sz 0
  427. #endif
  428. static struct platform_device sham_device = {
  429. .name = "omap-sham",
  430. .id = -1,
  431. };
  432. static void omap_init_sham(void)
  433. {
  434. if (cpu_is_omap24xx()) {
  435. sham_device.resource = omap2_sham_resources;
  436. sham_device.num_resources = omap2_sham_resources_sz;
  437. } else if (cpu_is_omap34xx()) {
  438. sham_device.resource = omap3_sham_resources;
  439. sham_device.num_resources = omap3_sham_resources_sz;
  440. } else {
  441. pr_err("%s: platform not supported\n", __func__);
  442. return;
  443. }
  444. platform_device_register(&sham_device);
  445. }
  446. #else
  447. static inline void omap_init_sham(void) { }
  448. #endif
  449. #if defined(CONFIG_CRYPTO_DEV_OMAP_AES) || defined(CONFIG_CRYPTO_DEV_OMAP_AES_MODULE)
  450. #ifdef CONFIG_ARCH_OMAP2
  451. static struct resource omap2_aes_resources[] = {
  452. {
  453. .start = OMAP24XX_SEC_AES_BASE,
  454. .end = OMAP24XX_SEC_AES_BASE + 0x4C,
  455. .flags = IORESOURCE_MEM,
  456. },
  457. {
  458. .start = OMAP24XX_DMA_AES_TX,
  459. .flags = IORESOURCE_DMA,
  460. },
  461. {
  462. .start = OMAP24XX_DMA_AES_RX,
  463. .flags = IORESOURCE_DMA,
  464. }
  465. };
  466. static int omap2_aes_resources_sz = ARRAY_SIZE(omap2_aes_resources);
  467. #else
  468. #define omap2_aes_resources NULL
  469. #define omap2_aes_resources_sz 0
  470. #endif
  471. #ifdef CONFIG_ARCH_OMAP3
  472. static struct resource omap3_aes_resources[] = {
  473. {
  474. .start = OMAP34XX_SEC_AES_BASE,
  475. .end = OMAP34XX_SEC_AES_BASE + 0x4C,
  476. .flags = IORESOURCE_MEM,
  477. },
  478. {
  479. .start = OMAP34XX_DMA_AES2_TX,
  480. .flags = IORESOURCE_DMA,
  481. },
  482. {
  483. .start = OMAP34XX_DMA_AES2_RX,
  484. .flags = IORESOURCE_DMA,
  485. }
  486. };
  487. static int omap3_aes_resources_sz = ARRAY_SIZE(omap3_aes_resources);
  488. #else
  489. #define omap3_aes_resources NULL
  490. #define omap3_aes_resources_sz 0
  491. #endif
  492. static struct platform_device aes_device = {
  493. .name = "omap-aes",
  494. .id = -1,
  495. };
  496. static void omap_init_aes(void)
  497. {
  498. if (cpu_is_omap24xx()) {
  499. aes_device.resource = omap2_aes_resources;
  500. aes_device.num_resources = omap2_aes_resources_sz;
  501. } else if (cpu_is_omap34xx()) {
  502. aes_device.resource = omap3_aes_resources;
  503. aes_device.num_resources = omap3_aes_resources_sz;
  504. } else {
  505. pr_err("%s: platform not supported\n", __func__);
  506. return;
  507. }
  508. platform_device_register(&aes_device);
  509. }
  510. #else
  511. static inline void omap_init_aes(void) { }
  512. #endif
  513. /*-------------------------------------------------------------------------*/
  514. #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE)
  515. static inline void omap242x_mmc_mux(struct omap_mmc_platform_data
  516. *mmc_controller)
  517. {
  518. if ((mmc_controller->slots[0].switch_pin > 0) && \
  519. (mmc_controller->slots[0].switch_pin < OMAP_MAX_GPIO_LINES))
  520. omap_mux_init_gpio(mmc_controller->slots[0].switch_pin,
  521. OMAP_PIN_INPUT_PULLUP);
  522. if ((mmc_controller->slots[0].gpio_wp > 0) && \
  523. (mmc_controller->slots[0].gpio_wp < OMAP_MAX_GPIO_LINES))
  524. omap_mux_init_gpio(mmc_controller->slots[0].gpio_wp,
  525. OMAP_PIN_INPUT_PULLUP);
  526. omap_mux_init_signal("sdmmc_cmd", 0);
  527. omap_mux_init_signal("sdmmc_clki", 0);
  528. omap_mux_init_signal("sdmmc_clko", 0);
  529. omap_mux_init_signal("sdmmc_dat0", 0);
  530. omap_mux_init_signal("sdmmc_dat_dir0", 0);
  531. omap_mux_init_signal("sdmmc_cmd_dir", 0);
  532. if (mmc_controller->slots[0].caps & MMC_CAP_4_BIT_DATA) {
  533. omap_mux_init_signal("sdmmc_dat1", 0);
  534. omap_mux_init_signal("sdmmc_dat2", 0);
  535. omap_mux_init_signal("sdmmc_dat3", 0);
  536. omap_mux_init_signal("sdmmc_dat_dir1", 0);
  537. omap_mux_init_signal("sdmmc_dat_dir2", 0);
  538. omap_mux_init_signal("sdmmc_dat_dir3", 0);
  539. }
  540. /*
  541. * Use internal loop-back in MMC/SDIO Module Input Clock
  542. * selection
  543. */
  544. if (mmc_controller->slots[0].internal_clock) {
  545. u32 v = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
  546. v |= (1 << 24);
  547. omap_ctrl_writel(v, OMAP2_CONTROL_DEVCONF0);
  548. }
  549. }
  550. void __init omap242x_init_mmc(struct omap_mmc_platform_data **mmc_data)
  551. {
  552. char *name = "mmci-omap";
  553. if (!mmc_data[0]) {
  554. pr_err("%s fails: Incomplete platform data\n", __func__);
  555. return;
  556. }
  557. omap242x_mmc_mux(mmc_data[0]);
  558. omap_mmc_add(name, 0, OMAP2_MMC1_BASE, OMAP2420_MMC_SIZE,
  559. INT_24XX_MMC_IRQ, mmc_data[0]);
  560. }
  561. #endif
  562. /*-------------------------------------------------------------------------*/
  563. #if defined(CONFIG_HDQ_MASTER_OMAP) || defined(CONFIG_HDQ_MASTER_OMAP_MODULE)
  564. #if defined(CONFIG_SOC_OMAP2430) || defined(CONFIG_SOC_OMAP3430)
  565. #define OMAP_HDQ_BASE 0x480B2000
  566. #endif
  567. static struct resource omap_hdq_resources[] = {
  568. {
  569. .start = OMAP_HDQ_BASE,
  570. .end = OMAP_HDQ_BASE + 0x1C,
  571. .flags = IORESOURCE_MEM,
  572. },
  573. {
  574. .start = INT_24XX_HDQ_IRQ,
  575. .flags = IORESOURCE_IRQ,
  576. },
  577. };
  578. static struct platform_device omap_hdq_dev = {
  579. .name = "omap_hdq",
  580. .id = 0,
  581. .dev = {
  582. .platform_data = NULL,
  583. },
  584. .num_resources = ARRAY_SIZE(omap_hdq_resources),
  585. .resource = omap_hdq_resources,
  586. };
  587. static inline void omap_hdq_init(void)
  588. {
  589. (void) platform_device_register(&omap_hdq_dev);
  590. }
  591. #else
  592. static inline void omap_hdq_init(void) {}
  593. #endif
  594. /*---------------------------------------------------------------------------*/
  595. #if defined(CONFIG_VIDEO_OMAP2_VOUT) || \
  596. defined(CONFIG_VIDEO_OMAP2_VOUT_MODULE)
  597. #if defined(CONFIG_FB_OMAP2) || defined(CONFIG_FB_OMAP2_MODULE)
  598. static struct resource omap_vout_resource[3 - CONFIG_FB_OMAP2_NUM_FBS] = {
  599. };
  600. #else
  601. static struct resource omap_vout_resource[2] = {
  602. };
  603. #endif
  604. static struct platform_device omap_vout_device = {
  605. .name = "omap_vout",
  606. .num_resources = ARRAY_SIZE(omap_vout_resource),
  607. .resource = &omap_vout_resource[0],
  608. .id = -1,
  609. };
  610. static void omap_init_vout(void)
  611. {
  612. if (platform_device_register(&omap_vout_device) < 0)
  613. printk(KERN_ERR "Unable to register OMAP-VOUT device\n");
  614. }
  615. #else
  616. static inline void omap_init_vout(void) {}
  617. #endif
  618. /*-------------------------------------------------------------------------*/
  619. static int __init omap2_init_devices(void)
  620. {
  621. /*
  622. * please keep these calls, and their implementations above,
  623. * in alphabetical order so they're easier to sort through.
  624. */
  625. omap_init_audio();
  626. omap_init_mcpdm();
  627. omap_init_dmic();
  628. omap_init_camera();
  629. omap_init_mbox();
  630. omap_init_mcspi();
  631. omap_init_pmu();
  632. omap_hdq_init();
  633. omap_init_sti();
  634. omap_init_sham();
  635. omap_init_aes();
  636. omap_init_vout();
  637. return 0;
  638. }
  639. arch_initcall(omap2_init_devices);
  640. #if defined(CONFIG_OMAP_WATCHDOG) || defined(CONFIG_OMAP_WATCHDOG_MODULE)
  641. static int __init omap_init_wdt(void)
  642. {
  643. int id = -1;
  644. struct platform_device *pdev;
  645. struct omap_hwmod *oh;
  646. char *oh_name = "wd_timer2";
  647. char *dev_name = "omap_wdt";
  648. if (!cpu_class_is_omap2())
  649. return 0;
  650. oh = omap_hwmod_lookup(oh_name);
  651. if (!oh) {
  652. pr_err("Could not look up wd_timer%d hwmod\n", id);
  653. return -EINVAL;
  654. }
  655. pdev = omap_device_build(dev_name, id, oh, NULL, 0, NULL, 0, 0);
  656. WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s.\n",
  657. dev_name, oh->name);
  658. return 0;
  659. }
  660. subsys_initcall(omap_init_wdt);
  661. #endif