rt2x00pci.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534
  1. /*
  2. Copyright (C) 2004 - 2007 rt2x00 SourceForge Project
  3. <http://rt2x00.serialmonkey.com>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the
  14. Free Software Foundation, Inc.,
  15. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  16. */
  17. /*
  18. Module: rt2x00pci
  19. Abstract: rt2x00 generic pci device routines.
  20. */
  21. #include <linux/dma-mapping.h>
  22. #include <linux/kernel.h>
  23. #include <linux/module.h>
  24. #include <linux/pci.h>
  25. #include "rt2x00.h"
  26. #include "rt2x00pci.h"
  27. /*
  28. * Beacon handlers.
  29. */
  30. int rt2x00pci_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
  31. struct ieee80211_tx_control *control)
  32. {
  33. struct rt2x00_dev *rt2x00dev = hw->priv;
  34. struct skb_desc *desc;
  35. struct data_ring *ring;
  36. struct data_entry *entry;
  37. /*
  38. * Just in case mac80211 doesn't set this correctly,
  39. * but we need this queue set for the descriptor
  40. * initialization.
  41. */
  42. control->queue = IEEE80211_TX_QUEUE_BEACON;
  43. ring = rt2x00lib_get_ring(rt2x00dev, control->queue);
  44. entry = rt2x00_get_data_entry(ring);
  45. /*
  46. * Fill in skb descriptor
  47. */
  48. desc = get_skb_desc(skb);
  49. desc->desc_len = ring->desc_size;
  50. desc->data_len = skb->len;
  51. desc->desc = entry->priv;
  52. desc->data = skb->data;
  53. desc->ring = ring;
  54. desc->entry = entry;
  55. memcpy(entry->data_addr, skb->data, skb->len);
  56. rt2x00lib_write_tx_desc(rt2x00dev, skb, control);
  57. /*
  58. * Enable beacon generation.
  59. */
  60. rt2x00dev->ops->lib->kick_tx_queue(rt2x00dev, control->queue);
  61. return 0;
  62. }
  63. EXPORT_SYMBOL_GPL(rt2x00pci_beacon_update);
  64. /*
  65. * TX data handlers.
  66. */
  67. int rt2x00pci_write_tx_data(struct rt2x00_dev *rt2x00dev,
  68. struct data_ring *ring, struct sk_buff *skb,
  69. struct ieee80211_tx_control *control)
  70. {
  71. struct data_entry *entry = rt2x00_get_data_entry(ring);
  72. __le32 *txd = entry->priv;
  73. struct skb_desc *desc;
  74. u32 word;
  75. if (rt2x00_ring_full(ring))
  76. return -EINVAL;
  77. rt2x00_desc_read(txd, 0, &word);
  78. if (rt2x00_get_field32(word, TXD_ENTRY_OWNER_NIC) ||
  79. rt2x00_get_field32(word, TXD_ENTRY_VALID)) {
  80. ERROR(rt2x00dev,
  81. "Arrived at non-free entry in the non-full queue %d.\n"
  82. "Please file bug report to %s.\n",
  83. control->queue, DRV_PROJECT);
  84. return -EINVAL;
  85. }
  86. /*
  87. * Fill in skb descriptor
  88. */
  89. desc = get_skb_desc(skb);
  90. desc->desc_len = ring->desc_size;
  91. desc->data_len = skb->len;
  92. desc->desc = entry->priv;
  93. desc->data = skb->data;
  94. desc->ring = ring;
  95. desc->entry = entry;
  96. memcpy(entry->data_addr, skb->data, skb->len);
  97. rt2x00lib_write_tx_desc(rt2x00dev, skb, control);
  98. rt2x00_ring_index_inc(ring);
  99. return 0;
  100. }
  101. EXPORT_SYMBOL_GPL(rt2x00pci_write_tx_data);
  102. /*
  103. * TX/RX data handlers.
  104. */
  105. void rt2x00pci_rxdone(struct rt2x00_dev *rt2x00dev)
  106. {
  107. struct data_ring *ring = rt2x00dev->rx;
  108. struct data_entry *entry;
  109. struct sk_buff *skb;
  110. struct ieee80211_hdr *hdr;
  111. struct skb_desc *skbdesc;
  112. struct rxdata_entry_desc desc;
  113. int header_size;
  114. __le32 *rxd;
  115. int align;
  116. u32 word;
  117. while (1) {
  118. entry = rt2x00_get_data_entry(ring);
  119. rxd = entry->priv;
  120. rt2x00_desc_read(rxd, 0, &word);
  121. if (rt2x00_get_field32(word, RXD_ENTRY_OWNER_NIC))
  122. break;
  123. memset(&desc, 0, sizeof(desc));
  124. rt2x00dev->ops->lib->fill_rxdone(entry, &desc);
  125. hdr = (struct ieee80211_hdr *)entry->data_addr;
  126. header_size =
  127. ieee80211_get_hdrlen(le16_to_cpu(hdr->frame_control));
  128. /*
  129. * The data behind the ieee80211 header must be
  130. * aligned on a 4 byte boundary.
  131. */
  132. align = header_size % 4;
  133. /*
  134. * Allocate the sk_buffer, initialize it and copy
  135. * all data into it.
  136. */
  137. skb = dev_alloc_skb(desc.size + align);
  138. if (!skb)
  139. return;
  140. skb_reserve(skb, align);
  141. memcpy(skb_put(skb, desc.size), entry->data_addr, desc.size);
  142. /*
  143. * Fill in skb descriptor
  144. */
  145. skbdesc = get_skb_desc(skb);
  146. skbdesc->desc_len = entry->ring->desc_size;
  147. skbdesc->data_len = skb->len;
  148. skbdesc->desc = entry->priv;
  149. skbdesc->data = skb->data;
  150. skbdesc->ring = ring;
  151. skbdesc->entry = entry;
  152. /*
  153. * Send the frame to rt2x00lib for further processing.
  154. */
  155. rt2x00lib_rxdone(entry, skb, &desc);
  156. if (test_bit(DEVICE_ENABLED_RADIO, &ring->rt2x00dev->flags)) {
  157. rt2x00_set_field32(&word, RXD_ENTRY_OWNER_NIC, 1);
  158. rt2x00_desc_write(rxd, 0, word);
  159. }
  160. rt2x00_ring_index_inc(ring);
  161. }
  162. }
  163. EXPORT_SYMBOL_GPL(rt2x00pci_rxdone);
  164. void rt2x00pci_txdone(struct rt2x00_dev *rt2x00dev, struct data_entry *entry,
  165. const int tx_status, const int retry)
  166. {
  167. u32 word;
  168. rt2x00lib_txdone(entry, tx_status, retry);
  169. /*
  170. * Make this entry available for reuse.
  171. */
  172. entry->flags = 0;
  173. rt2x00_desc_read(entry->priv, 0, &word);
  174. rt2x00_set_field32(&word, TXD_ENTRY_OWNER_NIC, 0);
  175. rt2x00_set_field32(&word, TXD_ENTRY_VALID, 0);
  176. rt2x00_desc_write(entry->priv, 0, word);
  177. rt2x00_ring_index_done_inc(entry->ring);
  178. /*
  179. * If the data ring was full before the txdone handler
  180. * we must make sure the packet queue in the mac80211 stack
  181. * is reenabled when the txdone handler has finished.
  182. */
  183. if (!rt2x00_ring_full(entry->ring))
  184. ieee80211_wake_queue(rt2x00dev->hw,
  185. entry->tx_status.control.queue);
  186. }
  187. EXPORT_SYMBOL_GPL(rt2x00pci_txdone);
  188. /*
  189. * Device initialization handlers.
  190. */
  191. #define priv_offset(__ring, __i) \
  192. ({ \
  193. ring->data_addr + (i * ring->desc_size); \
  194. })
  195. #define data_addr_offset(__ring, __i) \
  196. ({ \
  197. (__ring)->data_addr + \
  198. ((__ring)->stats.limit * (__ring)->desc_size) + \
  199. ((__i) * (__ring)->data_size); \
  200. })
  201. #define data_dma_offset(__ring, __i) \
  202. ({ \
  203. (__ring)->data_dma + \
  204. ((__ring)->stats.limit * (__ring)->desc_size) + \
  205. ((__i) * (__ring)->data_size); \
  206. })
  207. static int rt2x00pci_alloc_dma(struct rt2x00_dev *rt2x00dev,
  208. struct data_ring *ring)
  209. {
  210. unsigned int i;
  211. /*
  212. * Allocate DMA memory for descriptor and buffer.
  213. */
  214. ring->data_addr = pci_alloc_consistent(rt2x00dev_pci(rt2x00dev),
  215. rt2x00_get_ring_size(ring),
  216. &ring->data_dma);
  217. if (!ring->data_addr)
  218. return -ENOMEM;
  219. /*
  220. * Initialize all ring entries to contain valid
  221. * addresses.
  222. */
  223. for (i = 0; i < ring->stats.limit; i++) {
  224. ring->entry[i].priv = priv_offset(ring, i);
  225. ring->entry[i].data_addr = data_addr_offset(ring, i);
  226. ring->entry[i].data_dma = data_dma_offset(ring, i);
  227. }
  228. return 0;
  229. }
  230. static void rt2x00pci_free_dma(struct rt2x00_dev *rt2x00dev,
  231. struct data_ring *ring)
  232. {
  233. if (ring->data_addr)
  234. pci_free_consistent(rt2x00dev_pci(rt2x00dev),
  235. rt2x00_get_ring_size(ring),
  236. ring->data_addr, ring->data_dma);
  237. ring->data_addr = NULL;
  238. }
  239. int rt2x00pci_initialize(struct rt2x00_dev *rt2x00dev)
  240. {
  241. struct pci_dev *pci_dev = rt2x00dev_pci(rt2x00dev);
  242. struct data_ring *ring;
  243. int status;
  244. /*
  245. * Allocate DMA
  246. */
  247. ring_for_each(rt2x00dev, ring) {
  248. status = rt2x00pci_alloc_dma(rt2x00dev, ring);
  249. if (status)
  250. goto exit;
  251. }
  252. /*
  253. * Register interrupt handler.
  254. */
  255. status = request_irq(pci_dev->irq, rt2x00dev->ops->lib->irq_handler,
  256. IRQF_SHARED, pci_name(pci_dev), rt2x00dev);
  257. if (status) {
  258. ERROR(rt2x00dev, "IRQ %d allocation failed (error %d).\n",
  259. pci_dev->irq, status);
  260. return status;
  261. }
  262. return 0;
  263. exit:
  264. rt2x00pci_uninitialize(rt2x00dev);
  265. return status;
  266. }
  267. EXPORT_SYMBOL_GPL(rt2x00pci_initialize);
  268. void rt2x00pci_uninitialize(struct rt2x00_dev *rt2x00dev)
  269. {
  270. struct data_ring *ring;
  271. /*
  272. * Free irq line.
  273. */
  274. free_irq(rt2x00dev_pci(rt2x00dev)->irq, rt2x00dev);
  275. /*
  276. * Free DMA
  277. */
  278. ring_for_each(rt2x00dev, ring)
  279. rt2x00pci_free_dma(rt2x00dev, ring);
  280. }
  281. EXPORT_SYMBOL_GPL(rt2x00pci_uninitialize);
  282. /*
  283. * PCI driver handlers.
  284. */
  285. static void rt2x00pci_free_reg(struct rt2x00_dev *rt2x00dev)
  286. {
  287. kfree(rt2x00dev->rf);
  288. rt2x00dev->rf = NULL;
  289. kfree(rt2x00dev->eeprom);
  290. rt2x00dev->eeprom = NULL;
  291. if (rt2x00dev->csr_addr) {
  292. iounmap(rt2x00dev->csr_addr);
  293. rt2x00dev->csr_addr = NULL;
  294. }
  295. }
  296. static int rt2x00pci_alloc_reg(struct rt2x00_dev *rt2x00dev)
  297. {
  298. struct pci_dev *pci_dev = rt2x00dev_pci(rt2x00dev);
  299. rt2x00dev->csr_addr = ioremap(pci_resource_start(pci_dev, 0),
  300. pci_resource_len(pci_dev, 0));
  301. if (!rt2x00dev->csr_addr)
  302. goto exit;
  303. rt2x00dev->eeprom = kzalloc(rt2x00dev->ops->eeprom_size, GFP_KERNEL);
  304. if (!rt2x00dev->eeprom)
  305. goto exit;
  306. rt2x00dev->rf = kzalloc(rt2x00dev->ops->rf_size, GFP_KERNEL);
  307. if (!rt2x00dev->rf)
  308. goto exit;
  309. return 0;
  310. exit:
  311. ERROR_PROBE("Failed to allocate registers.\n");
  312. rt2x00pci_free_reg(rt2x00dev);
  313. return -ENOMEM;
  314. }
  315. int rt2x00pci_probe(struct pci_dev *pci_dev, const struct pci_device_id *id)
  316. {
  317. struct rt2x00_ops *ops = (struct rt2x00_ops *)id->driver_data;
  318. struct ieee80211_hw *hw;
  319. struct rt2x00_dev *rt2x00dev;
  320. int retval;
  321. retval = pci_request_regions(pci_dev, pci_name(pci_dev));
  322. if (retval) {
  323. ERROR_PROBE("PCI request regions failed.\n");
  324. return retval;
  325. }
  326. retval = pci_enable_device(pci_dev);
  327. if (retval) {
  328. ERROR_PROBE("Enable device failed.\n");
  329. goto exit_release_regions;
  330. }
  331. pci_set_master(pci_dev);
  332. if (pci_set_mwi(pci_dev))
  333. ERROR_PROBE("MWI not available.\n");
  334. if (pci_set_dma_mask(pci_dev, DMA_64BIT_MASK) &&
  335. pci_set_dma_mask(pci_dev, DMA_32BIT_MASK)) {
  336. ERROR_PROBE("PCI DMA not supported.\n");
  337. retval = -EIO;
  338. goto exit_disable_device;
  339. }
  340. hw = ieee80211_alloc_hw(sizeof(struct rt2x00_dev), ops->hw);
  341. if (!hw) {
  342. ERROR_PROBE("Failed to allocate hardware.\n");
  343. retval = -ENOMEM;
  344. goto exit_disable_device;
  345. }
  346. pci_set_drvdata(pci_dev, hw);
  347. rt2x00dev = hw->priv;
  348. rt2x00dev->dev = pci_dev;
  349. rt2x00dev->ops = ops;
  350. rt2x00dev->hw = hw;
  351. retval = rt2x00pci_alloc_reg(rt2x00dev);
  352. if (retval)
  353. goto exit_free_device;
  354. retval = rt2x00lib_probe_dev(rt2x00dev);
  355. if (retval)
  356. goto exit_free_reg;
  357. return 0;
  358. exit_free_reg:
  359. rt2x00pci_free_reg(rt2x00dev);
  360. exit_free_device:
  361. ieee80211_free_hw(hw);
  362. exit_disable_device:
  363. if (retval != -EBUSY)
  364. pci_disable_device(pci_dev);
  365. exit_release_regions:
  366. pci_release_regions(pci_dev);
  367. pci_set_drvdata(pci_dev, NULL);
  368. return retval;
  369. }
  370. EXPORT_SYMBOL_GPL(rt2x00pci_probe);
  371. void rt2x00pci_remove(struct pci_dev *pci_dev)
  372. {
  373. struct ieee80211_hw *hw = pci_get_drvdata(pci_dev);
  374. struct rt2x00_dev *rt2x00dev = hw->priv;
  375. /*
  376. * Free all allocated data.
  377. */
  378. rt2x00lib_remove_dev(rt2x00dev);
  379. rt2x00pci_free_reg(rt2x00dev);
  380. ieee80211_free_hw(hw);
  381. /*
  382. * Free the PCI device data.
  383. */
  384. pci_set_drvdata(pci_dev, NULL);
  385. pci_disable_device(pci_dev);
  386. pci_release_regions(pci_dev);
  387. }
  388. EXPORT_SYMBOL_GPL(rt2x00pci_remove);
  389. #ifdef CONFIG_PM
  390. int rt2x00pci_suspend(struct pci_dev *pci_dev, pm_message_t state)
  391. {
  392. struct ieee80211_hw *hw = pci_get_drvdata(pci_dev);
  393. struct rt2x00_dev *rt2x00dev = hw->priv;
  394. int retval;
  395. retval = rt2x00lib_suspend(rt2x00dev, state);
  396. if (retval)
  397. return retval;
  398. rt2x00pci_free_reg(rt2x00dev);
  399. pci_save_state(pci_dev);
  400. pci_disable_device(pci_dev);
  401. return pci_set_power_state(pci_dev, pci_choose_state(pci_dev, state));
  402. }
  403. EXPORT_SYMBOL_GPL(rt2x00pci_suspend);
  404. int rt2x00pci_resume(struct pci_dev *pci_dev)
  405. {
  406. struct ieee80211_hw *hw = pci_get_drvdata(pci_dev);
  407. struct rt2x00_dev *rt2x00dev = hw->priv;
  408. int retval;
  409. if (pci_set_power_state(pci_dev, PCI_D0) ||
  410. pci_enable_device(pci_dev) ||
  411. pci_restore_state(pci_dev)) {
  412. ERROR(rt2x00dev, "Failed to resume device.\n");
  413. return -EIO;
  414. }
  415. retval = rt2x00pci_alloc_reg(rt2x00dev);
  416. if (retval)
  417. return retval;
  418. retval = rt2x00lib_resume(rt2x00dev);
  419. if (retval)
  420. goto exit_free_reg;
  421. return 0;
  422. exit_free_reg:
  423. rt2x00pci_free_reg(rt2x00dev);
  424. return retval;
  425. }
  426. EXPORT_SYMBOL_GPL(rt2x00pci_resume);
  427. #endif /* CONFIG_PM */
  428. /*
  429. * rt2x00pci module information.
  430. */
  431. MODULE_AUTHOR(DRV_PROJECT);
  432. MODULE_VERSION(DRV_VERSION);
  433. MODULE_DESCRIPTION("rt2x00 library");
  434. MODULE_LICENSE("GPL");