rt2500pci.c 57 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922
  1. /*
  2. Copyright (C) 2004 - 2007 rt2x00 SourceForge Project
  3. <http://rt2x00.serialmonkey.com>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the
  14. Free Software Foundation, Inc.,
  15. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  16. */
  17. /*
  18. Module: rt2500pci
  19. Abstract: rt2500pci device specific routines.
  20. Supported chipsets: RT2560.
  21. */
  22. #include <linux/delay.h>
  23. #include <linux/etherdevice.h>
  24. #include <linux/init.h>
  25. #include <linux/kernel.h>
  26. #include <linux/module.h>
  27. #include <linux/pci.h>
  28. #include <linux/eeprom_93cx6.h>
  29. #include "rt2x00.h"
  30. #include "rt2x00pci.h"
  31. #include "rt2500pci.h"
  32. /*
  33. * Register access.
  34. * All access to the CSR registers will go through the methods
  35. * rt2x00pci_register_read and rt2x00pci_register_write.
  36. * BBP and RF register require indirect register access,
  37. * and use the CSR registers BBPCSR and RFCSR to achieve this.
  38. * These indirect registers work with busy bits,
  39. * and we will try maximal REGISTER_BUSY_COUNT times to access
  40. * the register while taking a REGISTER_BUSY_DELAY us delay
  41. * between each attampt. When the busy bit is still set at that time,
  42. * the access attempt is considered to have failed,
  43. * and we will print an error.
  44. */
  45. static u32 rt2500pci_bbp_check(struct rt2x00_dev *rt2x00dev)
  46. {
  47. u32 reg;
  48. unsigned int i;
  49. for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
  50. rt2x00pci_register_read(rt2x00dev, BBPCSR, &reg);
  51. if (!rt2x00_get_field32(reg, BBPCSR_BUSY))
  52. break;
  53. udelay(REGISTER_BUSY_DELAY);
  54. }
  55. return reg;
  56. }
  57. static void rt2500pci_bbp_write(struct rt2x00_dev *rt2x00dev,
  58. const unsigned int word, const u8 value)
  59. {
  60. u32 reg;
  61. /*
  62. * Wait until the BBP becomes ready.
  63. */
  64. reg = rt2500pci_bbp_check(rt2x00dev);
  65. if (rt2x00_get_field32(reg, BBPCSR_BUSY)) {
  66. ERROR(rt2x00dev, "BBPCSR register busy. Write failed.\n");
  67. return;
  68. }
  69. /*
  70. * Write the data into the BBP.
  71. */
  72. reg = 0;
  73. rt2x00_set_field32(&reg, BBPCSR_VALUE, value);
  74. rt2x00_set_field32(&reg, BBPCSR_REGNUM, word);
  75. rt2x00_set_field32(&reg, BBPCSR_BUSY, 1);
  76. rt2x00_set_field32(&reg, BBPCSR_WRITE_CONTROL, 1);
  77. rt2x00pci_register_write(rt2x00dev, BBPCSR, reg);
  78. }
  79. static void rt2500pci_bbp_read(struct rt2x00_dev *rt2x00dev,
  80. const unsigned int word, u8 *value)
  81. {
  82. u32 reg;
  83. /*
  84. * Wait until the BBP becomes ready.
  85. */
  86. reg = rt2500pci_bbp_check(rt2x00dev);
  87. if (rt2x00_get_field32(reg, BBPCSR_BUSY)) {
  88. ERROR(rt2x00dev, "BBPCSR register busy. Read failed.\n");
  89. return;
  90. }
  91. /*
  92. * Write the request into the BBP.
  93. */
  94. reg = 0;
  95. rt2x00_set_field32(&reg, BBPCSR_REGNUM, word);
  96. rt2x00_set_field32(&reg, BBPCSR_BUSY, 1);
  97. rt2x00_set_field32(&reg, BBPCSR_WRITE_CONTROL, 0);
  98. rt2x00pci_register_write(rt2x00dev, BBPCSR, reg);
  99. /*
  100. * Wait until the BBP becomes ready.
  101. */
  102. reg = rt2500pci_bbp_check(rt2x00dev);
  103. if (rt2x00_get_field32(reg, BBPCSR_BUSY)) {
  104. ERROR(rt2x00dev, "BBPCSR register busy. Read failed.\n");
  105. *value = 0xff;
  106. return;
  107. }
  108. *value = rt2x00_get_field32(reg, BBPCSR_VALUE);
  109. }
  110. static void rt2500pci_rf_write(struct rt2x00_dev *rt2x00dev,
  111. const unsigned int word, const u32 value)
  112. {
  113. u32 reg;
  114. unsigned int i;
  115. if (!word)
  116. return;
  117. for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
  118. rt2x00pci_register_read(rt2x00dev, RFCSR, &reg);
  119. if (!rt2x00_get_field32(reg, RFCSR_BUSY))
  120. goto rf_write;
  121. udelay(REGISTER_BUSY_DELAY);
  122. }
  123. ERROR(rt2x00dev, "RFCSR register busy. Write failed.\n");
  124. return;
  125. rf_write:
  126. reg = 0;
  127. rt2x00_set_field32(&reg, RFCSR_VALUE, value);
  128. rt2x00_set_field32(&reg, RFCSR_NUMBER_OF_BITS, 20);
  129. rt2x00_set_field32(&reg, RFCSR_IF_SELECT, 0);
  130. rt2x00_set_field32(&reg, RFCSR_BUSY, 1);
  131. rt2x00pci_register_write(rt2x00dev, RFCSR, reg);
  132. rt2x00_rf_write(rt2x00dev, word, value);
  133. }
  134. static void rt2500pci_eepromregister_read(struct eeprom_93cx6 *eeprom)
  135. {
  136. struct rt2x00_dev *rt2x00dev = eeprom->data;
  137. u32 reg;
  138. rt2x00pci_register_read(rt2x00dev, CSR21, &reg);
  139. eeprom->reg_data_in = !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_IN);
  140. eeprom->reg_data_out = !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_OUT);
  141. eeprom->reg_data_clock =
  142. !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_CLOCK);
  143. eeprom->reg_chip_select =
  144. !!rt2x00_get_field32(reg, CSR21_EEPROM_CHIP_SELECT);
  145. }
  146. static void rt2500pci_eepromregister_write(struct eeprom_93cx6 *eeprom)
  147. {
  148. struct rt2x00_dev *rt2x00dev = eeprom->data;
  149. u32 reg = 0;
  150. rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_IN, !!eeprom->reg_data_in);
  151. rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_OUT, !!eeprom->reg_data_out);
  152. rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_CLOCK,
  153. !!eeprom->reg_data_clock);
  154. rt2x00_set_field32(&reg, CSR21_EEPROM_CHIP_SELECT,
  155. !!eeprom->reg_chip_select);
  156. rt2x00pci_register_write(rt2x00dev, CSR21, reg);
  157. }
  158. #ifdef CONFIG_RT2X00_LIB_DEBUGFS
  159. #define CSR_OFFSET(__word) ( CSR_REG_BASE + ((__word) * sizeof(u32)) )
  160. static void rt2500pci_read_csr(struct rt2x00_dev *rt2x00dev,
  161. const unsigned int word, u32 *data)
  162. {
  163. rt2x00pci_register_read(rt2x00dev, CSR_OFFSET(word), data);
  164. }
  165. static void rt2500pci_write_csr(struct rt2x00_dev *rt2x00dev,
  166. const unsigned int word, u32 data)
  167. {
  168. rt2x00pci_register_write(rt2x00dev, CSR_OFFSET(word), data);
  169. }
  170. static const struct rt2x00debug rt2500pci_rt2x00debug = {
  171. .owner = THIS_MODULE,
  172. .csr = {
  173. .read = rt2500pci_read_csr,
  174. .write = rt2500pci_write_csr,
  175. .word_size = sizeof(u32),
  176. .word_count = CSR_REG_SIZE / sizeof(u32),
  177. },
  178. .eeprom = {
  179. .read = rt2x00_eeprom_read,
  180. .write = rt2x00_eeprom_write,
  181. .word_size = sizeof(u16),
  182. .word_count = EEPROM_SIZE / sizeof(u16),
  183. },
  184. .bbp = {
  185. .read = rt2500pci_bbp_read,
  186. .write = rt2500pci_bbp_write,
  187. .word_size = sizeof(u8),
  188. .word_count = BBP_SIZE / sizeof(u8),
  189. },
  190. .rf = {
  191. .read = rt2x00_rf_read,
  192. .write = rt2500pci_rf_write,
  193. .word_size = sizeof(u32),
  194. .word_count = RF_SIZE / sizeof(u32),
  195. },
  196. };
  197. #endif /* CONFIG_RT2X00_LIB_DEBUGFS */
  198. #ifdef CONFIG_RT2500PCI_RFKILL
  199. static int rt2500pci_rfkill_poll(struct rt2x00_dev *rt2x00dev)
  200. {
  201. u32 reg;
  202. rt2x00pci_register_read(rt2x00dev, GPIOCSR, &reg);
  203. return rt2x00_get_field32(reg, GPIOCSR_BIT0);
  204. }
  205. #else
  206. #define rt2500pci_rfkill_poll NULL
  207. #endif /* CONFIG_RT2500PCI_RFKILL */
  208. /*
  209. * Configuration handlers.
  210. */
  211. static void rt2500pci_config_mac_addr(struct rt2x00_dev *rt2x00dev,
  212. __le32 *mac)
  213. {
  214. rt2x00pci_register_multiwrite(rt2x00dev, CSR3, mac,
  215. (2 * sizeof(__le32)));
  216. }
  217. static void rt2500pci_config_bssid(struct rt2x00_dev *rt2x00dev,
  218. __le32 *bssid)
  219. {
  220. rt2x00pci_register_multiwrite(rt2x00dev, CSR5, bssid,
  221. (2 * sizeof(__le32)));
  222. }
  223. static void rt2500pci_config_type(struct rt2x00_dev *rt2x00dev, const int type,
  224. const int tsf_sync)
  225. {
  226. u32 reg;
  227. rt2x00pci_register_write(rt2x00dev, CSR14, 0);
  228. /*
  229. * Enable beacon config
  230. */
  231. rt2x00pci_register_read(rt2x00dev, BCNCSR1, &reg);
  232. rt2x00_set_field32(&reg, BCNCSR1_PRELOAD,
  233. PREAMBLE + get_duration(IEEE80211_HEADER, 20));
  234. rt2x00_set_field32(&reg, BCNCSR1_BEACON_CWMIN,
  235. rt2x00lib_get_ring(rt2x00dev,
  236. IEEE80211_TX_QUEUE_BEACON)
  237. ->tx_params.cw_min);
  238. rt2x00pci_register_write(rt2x00dev, BCNCSR1, reg);
  239. /*
  240. * Enable synchronisation.
  241. */
  242. rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
  243. rt2x00_set_field32(&reg, CSR14_TSF_COUNT, 1);
  244. rt2x00_set_field32(&reg, CSR14_TBCN, (tsf_sync == TSF_SYNC_BEACON));
  245. rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 0);
  246. rt2x00_set_field32(&reg, CSR14_TSF_SYNC, tsf_sync);
  247. rt2x00pci_register_write(rt2x00dev, CSR14, reg);
  248. }
  249. static void rt2500pci_config_preamble(struct rt2x00_dev *rt2x00dev,
  250. const int short_preamble,
  251. const int ack_timeout,
  252. const int ack_consume_time)
  253. {
  254. int preamble_mask;
  255. u32 reg;
  256. /*
  257. * When short preamble is enabled, we should set bit 0x08
  258. */
  259. preamble_mask = short_preamble << 3;
  260. rt2x00pci_register_read(rt2x00dev, TXCSR1, &reg);
  261. rt2x00_set_field32(&reg, TXCSR1_ACK_TIMEOUT, ack_timeout);
  262. rt2x00_set_field32(&reg, TXCSR1_ACK_CONSUME_TIME, ack_consume_time);
  263. rt2x00pci_register_write(rt2x00dev, TXCSR1, reg);
  264. rt2x00pci_register_read(rt2x00dev, ARCSR2, &reg);
  265. rt2x00_set_field32(&reg, ARCSR2_SIGNAL, 0x00 | preamble_mask);
  266. rt2x00_set_field32(&reg, ARCSR2_SERVICE, 0x04);
  267. rt2x00_set_field32(&reg, ARCSR2_LENGTH, get_duration(ACK_SIZE, 10));
  268. rt2x00pci_register_write(rt2x00dev, ARCSR2, reg);
  269. rt2x00pci_register_read(rt2x00dev, ARCSR3, &reg);
  270. rt2x00_set_field32(&reg, ARCSR3_SIGNAL, 0x01 | preamble_mask);
  271. rt2x00_set_field32(&reg, ARCSR3_SERVICE, 0x04);
  272. rt2x00_set_field32(&reg, ARCSR2_LENGTH, get_duration(ACK_SIZE, 20));
  273. rt2x00pci_register_write(rt2x00dev, ARCSR3, reg);
  274. rt2x00pci_register_read(rt2x00dev, ARCSR4, &reg);
  275. rt2x00_set_field32(&reg, ARCSR4_SIGNAL, 0x02 | preamble_mask);
  276. rt2x00_set_field32(&reg, ARCSR4_SERVICE, 0x04);
  277. rt2x00_set_field32(&reg, ARCSR2_LENGTH, get_duration(ACK_SIZE, 55));
  278. rt2x00pci_register_write(rt2x00dev, ARCSR4, reg);
  279. rt2x00pci_register_read(rt2x00dev, ARCSR5, &reg);
  280. rt2x00_set_field32(&reg, ARCSR5_SIGNAL, 0x03 | preamble_mask);
  281. rt2x00_set_field32(&reg, ARCSR5_SERVICE, 0x84);
  282. rt2x00_set_field32(&reg, ARCSR2_LENGTH, get_duration(ACK_SIZE, 110));
  283. rt2x00pci_register_write(rt2x00dev, ARCSR5, reg);
  284. }
  285. static void rt2500pci_config_phymode(struct rt2x00_dev *rt2x00dev,
  286. const int basic_rate_mask)
  287. {
  288. rt2x00pci_register_write(rt2x00dev, ARCSR1, basic_rate_mask);
  289. }
  290. static void rt2500pci_config_channel(struct rt2x00_dev *rt2x00dev,
  291. struct rf_channel *rf, const int txpower)
  292. {
  293. u8 r70;
  294. /*
  295. * Set TXpower.
  296. */
  297. rt2x00_set_field32(&rf->rf3, RF3_TXPOWER, TXPOWER_TO_DEV(txpower));
  298. /*
  299. * Switch on tuning bits.
  300. * For RT2523 devices we do not need to update the R1 register.
  301. */
  302. if (!rt2x00_rf(&rt2x00dev->chip, RF2523))
  303. rt2x00_set_field32(&rf->rf1, RF1_TUNER, 1);
  304. rt2x00_set_field32(&rf->rf3, RF3_TUNER, 1);
  305. /*
  306. * For RT2525 we should first set the channel to half band higher.
  307. */
  308. if (rt2x00_rf(&rt2x00dev->chip, RF2525)) {
  309. static const u32 vals[] = {
  310. 0x00080cbe, 0x00080d02, 0x00080d06, 0x00080d0a,
  311. 0x00080d0e, 0x00080d12, 0x00080d16, 0x00080d1a,
  312. 0x00080d1e, 0x00080d22, 0x00080d26, 0x00080d2a,
  313. 0x00080d2e, 0x00080d3a
  314. };
  315. rt2500pci_rf_write(rt2x00dev, 1, rf->rf1);
  316. rt2500pci_rf_write(rt2x00dev, 2, vals[rf->channel - 1]);
  317. rt2500pci_rf_write(rt2x00dev, 3, rf->rf3);
  318. if (rf->rf4)
  319. rt2500pci_rf_write(rt2x00dev, 4, rf->rf4);
  320. }
  321. rt2500pci_rf_write(rt2x00dev, 1, rf->rf1);
  322. rt2500pci_rf_write(rt2x00dev, 2, rf->rf2);
  323. rt2500pci_rf_write(rt2x00dev, 3, rf->rf3);
  324. if (rf->rf4)
  325. rt2500pci_rf_write(rt2x00dev, 4, rf->rf4);
  326. /*
  327. * Channel 14 requires the Japan filter bit to be set.
  328. */
  329. r70 = 0x46;
  330. rt2x00_set_field8(&r70, BBP_R70_JAPAN_FILTER, rf->channel == 14);
  331. rt2500pci_bbp_write(rt2x00dev, 70, r70);
  332. msleep(1);
  333. /*
  334. * Switch off tuning bits.
  335. * For RT2523 devices we do not need to update the R1 register.
  336. */
  337. if (!rt2x00_rf(&rt2x00dev->chip, RF2523)) {
  338. rt2x00_set_field32(&rf->rf1, RF1_TUNER, 0);
  339. rt2500pci_rf_write(rt2x00dev, 1, rf->rf1);
  340. }
  341. rt2x00_set_field32(&rf->rf3, RF3_TUNER, 0);
  342. rt2500pci_rf_write(rt2x00dev, 3, rf->rf3);
  343. /*
  344. * Clear false CRC during channel switch.
  345. */
  346. rt2x00pci_register_read(rt2x00dev, CNT0, &rf->rf1);
  347. }
  348. static void rt2500pci_config_txpower(struct rt2x00_dev *rt2x00dev,
  349. const int txpower)
  350. {
  351. u32 rf3;
  352. rt2x00_rf_read(rt2x00dev, 3, &rf3);
  353. rt2x00_set_field32(&rf3, RF3_TXPOWER, TXPOWER_TO_DEV(txpower));
  354. rt2500pci_rf_write(rt2x00dev, 3, rf3);
  355. }
  356. static void rt2500pci_config_antenna(struct rt2x00_dev *rt2x00dev,
  357. struct antenna_setup *ant)
  358. {
  359. u32 reg;
  360. u8 r14;
  361. u8 r2;
  362. rt2x00pci_register_read(rt2x00dev, BBPCSR1, &reg);
  363. rt2500pci_bbp_read(rt2x00dev, 14, &r14);
  364. rt2500pci_bbp_read(rt2x00dev, 2, &r2);
  365. /*
  366. * Configure the TX antenna.
  367. */
  368. switch (ant->tx) {
  369. case ANTENNA_A:
  370. rt2x00_set_field8(&r2, BBP_R2_TX_ANTENNA, 0);
  371. rt2x00_set_field32(&reg, BBPCSR1_CCK, 0);
  372. rt2x00_set_field32(&reg, BBPCSR1_OFDM, 0);
  373. break;
  374. case ANTENNA_HW_DIVERSITY:
  375. case ANTENNA_SW_DIVERSITY:
  376. /*
  377. * NOTE: We should never come here because rt2x00lib is
  378. * supposed to catch this and send us the correct antenna
  379. * explicitely. However we are nog going to bug about this.
  380. * Instead, just default to antenna B.
  381. */
  382. case ANTENNA_B:
  383. rt2x00_set_field8(&r2, BBP_R2_TX_ANTENNA, 2);
  384. rt2x00_set_field32(&reg, BBPCSR1_CCK, 2);
  385. rt2x00_set_field32(&reg, BBPCSR1_OFDM, 2);
  386. break;
  387. }
  388. /*
  389. * Configure the RX antenna.
  390. */
  391. switch (ant->rx) {
  392. case ANTENNA_A:
  393. rt2x00_set_field8(&r14, BBP_R14_RX_ANTENNA, 0);
  394. break;
  395. case ANTENNA_HW_DIVERSITY:
  396. case ANTENNA_SW_DIVERSITY:
  397. /*
  398. * NOTE: We should never come here because rt2x00lib is
  399. * supposed to catch this and send us the correct antenna
  400. * explicitely. However we are nog going to bug about this.
  401. * Instead, just default to antenna B.
  402. */
  403. case ANTENNA_B:
  404. rt2x00_set_field8(&r14, BBP_R14_RX_ANTENNA, 2);
  405. break;
  406. }
  407. /*
  408. * RT2525E and RT5222 need to flip TX I/Q
  409. */
  410. if (rt2x00_rf(&rt2x00dev->chip, RF2525E) ||
  411. rt2x00_rf(&rt2x00dev->chip, RF5222)) {
  412. rt2x00_set_field8(&r2, BBP_R2_TX_IQ_FLIP, 1);
  413. rt2x00_set_field32(&reg, BBPCSR1_CCK_FLIP, 1);
  414. rt2x00_set_field32(&reg, BBPCSR1_OFDM_FLIP, 1);
  415. /*
  416. * RT2525E does not need RX I/Q Flip.
  417. */
  418. if (rt2x00_rf(&rt2x00dev->chip, RF2525E))
  419. rt2x00_set_field8(&r14, BBP_R14_RX_IQ_FLIP, 0);
  420. } else {
  421. rt2x00_set_field32(&reg, BBPCSR1_CCK_FLIP, 0);
  422. rt2x00_set_field32(&reg, BBPCSR1_OFDM_FLIP, 0);
  423. }
  424. rt2x00pci_register_write(rt2x00dev, BBPCSR1, reg);
  425. rt2500pci_bbp_write(rt2x00dev, 14, r14);
  426. rt2500pci_bbp_write(rt2x00dev, 2, r2);
  427. }
  428. static void rt2500pci_config_duration(struct rt2x00_dev *rt2x00dev,
  429. struct rt2x00lib_conf *libconf)
  430. {
  431. u32 reg;
  432. rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
  433. rt2x00_set_field32(&reg, CSR11_SLOT_TIME, libconf->slot_time);
  434. rt2x00pci_register_write(rt2x00dev, CSR11, reg);
  435. rt2x00pci_register_read(rt2x00dev, CSR18, &reg);
  436. rt2x00_set_field32(&reg, CSR18_SIFS, libconf->sifs);
  437. rt2x00_set_field32(&reg, CSR18_PIFS, libconf->pifs);
  438. rt2x00pci_register_write(rt2x00dev, CSR18, reg);
  439. rt2x00pci_register_read(rt2x00dev, CSR19, &reg);
  440. rt2x00_set_field32(&reg, CSR19_DIFS, libconf->difs);
  441. rt2x00_set_field32(&reg, CSR19_EIFS, libconf->eifs);
  442. rt2x00pci_register_write(rt2x00dev, CSR19, reg);
  443. rt2x00pci_register_read(rt2x00dev, TXCSR1, &reg);
  444. rt2x00_set_field32(&reg, TXCSR1_TSF_OFFSET, IEEE80211_HEADER);
  445. rt2x00_set_field32(&reg, TXCSR1_AUTORESPONDER, 1);
  446. rt2x00pci_register_write(rt2x00dev, TXCSR1, reg);
  447. rt2x00pci_register_read(rt2x00dev, CSR12, &reg);
  448. rt2x00_set_field32(&reg, CSR12_BEACON_INTERVAL,
  449. libconf->conf->beacon_int * 16);
  450. rt2x00_set_field32(&reg, CSR12_CFP_MAX_DURATION,
  451. libconf->conf->beacon_int * 16);
  452. rt2x00pci_register_write(rt2x00dev, CSR12, reg);
  453. }
  454. static void rt2500pci_config(struct rt2x00_dev *rt2x00dev,
  455. const unsigned int flags,
  456. struct rt2x00lib_conf *libconf)
  457. {
  458. if (flags & CONFIG_UPDATE_PHYMODE)
  459. rt2500pci_config_phymode(rt2x00dev, libconf->basic_rates);
  460. if (flags & CONFIG_UPDATE_CHANNEL)
  461. rt2500pci_config_channel(rt2x00dev, &libconf->rf,
  462. libconf->conf->power_level);
  463. if ((flags & CONFIG_UPDATE_TXPOWER) && !(flags & CONFIG_UPDATE_CHANNEL))
  464. rt2500pci_config_txpower(rt2x00dev,
  465. libconf->conf->power_level);
  466. if (flags & CONFIG_UPDATE_ANTENNA)
  467. rt2500pci_config_antenna(rt2x00dev, &libconf->ant);
  468. if (flags & (CONFIG_UPDATE_SLOT_TIME | CONFIG_UPDATE_BEACON_INT))
  469. rt2500pci_config_duration(rt2x00dev, libconf);
  470. }
  471. /*
  472. * LED functions.
  473. */
  474. static void rt2500pci_enable_led(struct rt2x00_dev *rt2x00dev)
  475. {
  476. u32 reg;
  477. rt2x00pci_register_read(rt2x00dev, LEDCSR, &reg);
  478. rt2x00_set_field32(&reg, LEDCSR_ON_PERIOD, 70);
  479. rt2x00_set_field32(&reg, LEDCSR_OFF_PERIOD, 30);
  480. rt2x00_set_field32(&reg, LEDCSR_LINK,
  481. (rt2x00dev->led_mode != LED_MODE_ASUS));
  482. rt2x00_set_field32(&reg, LEDCSR_ACTIVITY,
  483. (rt2x00dev->led_mode != LED_MODE_TXRX_ACTIVITY));
  484. rt2x00pci_register_write(rt2x00dev, LEDCSR, reg);
  485. }
  486. static void rt2500pci_disable_led(struct rt2x00_dev *rt2x00dev)
  487. {
  488. u32 reg;
  489. rt2x00pci_register_read(rt2x00dev, LEDCSR, &reg);
  490. rt2x00_set_field32(&reg, LEDCSR_LINK, 0);
  491. rt2x00_set_field32(&reg, LEDCSR_ACTIVITY, 0);
  492. rt2x00pci_register_write(rt2x00dev, LEDCSR, reg);
  493. }
  494. /*
  495. * Link tuning
  496. */
  497. static void rt2500pci_link_stats(struct rt2x00_dev *rt2x00dev,
  498. struct link_qual *qual)
  499. {
  500. u32 reg;
  501. /*
  502. * Update FCS error count from register.
  503. */
  504. rt2x00pci_register_read(rt2x00dev, CNT0, &reg);
  505. qual->rx_failed = rt2x00_get_field32(reg, CNT0_FCS_ERROR);
  506. /*
  507. * Update False CCA count from register.
  508. */
  509. rt2x00pci_register_read(rt2x00dev, CNT3, &reg);
  510. qual->false_cca = rt2x00_get_field32(reg, CNT3_FALSE_CCA);
  511. }
  512. static void rt2500pci_reset_tuner(struct rt2x00_dev *rt2x00dev)
  513. {
  514. rt2500pci_bbp_write(rt2x00dev, 17, 0x48);
  515. rt2x00dev->link.vgc_level = 0x48;
  516. }
  517. static void rt2500pci_link_tuner(struct rt2x00_dev *rt2x00dev)
  518. {
  519. int rssi = rt2x00_get_link_rssi(&rt2x00dev->link);
  520. u8 r17;
  521. /*
  522. * To prevent collisions with MAC ASIC on chipsets
  523. * up to version C the link tuning should halt after 20
  524. * seconds.
  525. */
  526. if (rt2x00_rev(&rt2x00dev->chip) < RT2560_VERSION_D &&
  527. rt2x00dev->link.count > 20)
  528. return;
  529. rt2500pci_bbp_read(rt2x00dev, 17, &r17);
  530. /*
  531. * Chipset versions C and lower should directly continue
  532. * to the dynamic CCA tuning.
  533. */
  534. if (rt2x00_rev(&rt2x00dev->chip) < RT2560_VERSION_D)
  535. goto dynamic_cca_tune;
  536. /*
  537. * A too low RSSI will cause too much false CCA which will
  538. * then corrupt the R17 tuning. To remidy this the tuning should
  539. * be stopped (While making sure the R17 value will not exceed limits)
  540. */
  541. if (rssi < -80 && rt2x00dev->link.count > 20) {
  542. if (r17 >= 0x41) {
  543. r17 = rt2x00dev->link.vgc_level;
  544. rt2500pci_bbp_write(rt2x00dev, 17, r17);
  545. }
  546. return;
  547. }
  548. /*
  549. * Special big-R17 for short distance
  550. */
  551. if (rssi >= -58) {
  552. if (r17 != 0x50)
  553. rt2500pci_bbp_write(rt2x00dev, 17, 0x50);
  554. return;
  555. }
  556. /*
  557. * Special mid-R17 for middle distance
  558. */
  559. if (rssi >= -74) {
  560. if (r17 != 0x41)
  561. rt2500pci_bbp_write(rt2x00dev, 17, 0x41);
  562. return;
  563. }
  564. /*
  565. * Leave short or middle distance condition, restore r17
  566. * to the dynamic tuning range.
  567. */
  568. if (r17 >= 0x41) {
  569. rt2500pci_bbp_write(rt2x00dev, 17, rt2x00dev->link.vgc_level);
  570. return;
  571. }
  572. dynamic_cca_tune:
  573. /*
  574. * R17 is inside the dynamic tuning range,
  575. * start tuning the link based on the false cca counter.
  576. */
  577. if (rt2x00dev->link.qual.false_cca > 512 && r17 < 0x40) {
  578. rt2500pci_bbp_write(rt2x00dev, 17, ++r17);
  579. rt2x00dev->link.vgc_level = r17;
  580. } else if (rt2x00dev->link.qual.false_cca < 100 && r17 > 0x32) {
  581. rt2500pci_bbp_write(rt2x00dev, 17, --r17);
  582. rt2x00dev->link.vgc_level = r17;
  583. }
  584. }
  585. /*
  586. * Initialization functions.
  587. */
  588. static void rt2500pci_init_rxentry(struct rt2x00_dev *rt2x00dev,
  589. struct data_entry *entry)
  590. {
  591. __le32 *rxd = entry->priv;
  592. u32 word;
  593. rt2x00_desc_read(rxd, 1, &word);
  594. rt2x00_set_field32(&word, RXD_W1_BUFFER_ADDRESS, entry->data_dma);
  595. rt2x00_desc_write(rxd, 1, word);
  596. rt2x00_desc_read(rxd, 0, &word);
  597. rt2x00_set_field32(&word, RXD_W0_OWNER_NIC, 1);
  598. rt2x00_desc_write(rxd, 0, word);
  599. }
  600. static void rt2500pci_init_txentry(struct rt2x00_dev *rt2x00dev,
  601. struct data_entry *entry)
  602. {
  603. __le32 *txd = entry->priv;
  604. u32 word;
  605. rt2x00_desc_read(txd, 1, &word);
  606. rt2x00_set_field32(&word, TXD_W1_BUFFER_ADDRESS, entry->data_dma);
  607. rt2x00_desc_write(txd, 1, word);
  608. rt2x00_desc_read(txd, 0, &word);
  609. rt2x00_set_field32(&word, TXD_W0_VALID, 0);
  610. rt2x00_set_field32(&word, TXD_W0_OWNER_NIC, 0);
  611. rt2x00_desc_write(txd, 0, word);
  612. }
  613. static int rt2500pci_init_rings(struct rt2x00_dev *rt2x00dev)
  614. {
  615. u32 reg;
  616. /*
  617. * Initialize registers.
  618. */
  619. rt2x00pci_register_read(rt2x00dev, TXCSR2, &reg);
  620. rt2x00_set_field32(&reg, TXCSR2_TXD_SIZE,
  621. rt2x00dev->tx[IEEE80211_TX_QUEUE_DATA0].desc_size);
  622. rt2x00_set_field32(&reg, TXCSR2_NUM_TXD,
  623. rt2x00dev->tx[IEEE80211_TX_QUEUE_DATA1].stats.limit);
  624. rt2x00_set_field32(&reg, TXCSR2_NUM_ATIM,
  625. rt2x00dev->bcn[1].stats.limit);
  626. rt2x00_set_field32(&reg, TXCSR2_NUM_PRIO,
  627. rt2x00dev->tx[IEEE80211_TX_QUEUE_DATA0].stats.limit);
  628. rt2x00pci_register_write(rt2x00dev, TXCSR2, reg);
  629. rt2x00pci_register_read(rt2x00dev, TXCSR3, &reg);
  630. rt2x00_set_field32(&reg, TXCSR3_TX_RING_REGISTER,
  631. rt2x00dev->tx[IEEE80211_TX_QUEUE_DATA1].data_dma);
  632. rt2x00pci_register_write(rt2x00dev, TXCSR3, reg);
  633. rt2x00pci_register_read(rt2x00dev, TXCSR5, &reg);
  634. rt2x00_set_field32(&reg, TXCSR5_PRIO_RING_REGISTER,
  635. rt2x00dev->tx[IEEE80211_TX_QUEUE_DATA0].data_dma);
  636. rt2x00pci_register_write(rt2x00dev, TXCSR5, reg);
  637. rt2x00pci_register_read(rt2x00dev, TXCSR4, &reg);
  638. rt2x00_set_field32(&reg, TXCSR4_ATIM_RING_REGISTER,
  639. rt2x00dev->bcn[1].data_dma);
  640. rt2x00pci_register_write(rt2x00dev, TXCSR4, reg);
  641. rt2x00pci_register_read(rt2x00dev, TXCSR6, &reg);
  642. rt2x00_set_field32(&reg, TXCSR6_BEACON_RING_REGISTER,
  643. rt2x00dev->bcn[0].data_dma);
  644. rt2x00pci_register_write(rt2x00dev, TXCSR6, reg);
  645. rt2x00pci_register_read(rt2x00dev, RXCSR1, &reg);
  646. rt2x00_set_field32(&reg, RXCSR1_RXD_SIZE, rt2x00dev->rx->desc_size);
  647. rt2x00_set_field32(&reg, RXCSR1_NUM_RXD, rt2x00dev->rx->stats.limit);
  648. rt2x00pci_register_write(rt2x00dev, RXCSR1, reg);
  649. rt2x00pci_register_read(rt2x00dev, RXCSR2, &reg);
  650. rt2x00_set_field32(&reg, RXCSR2_RX_RING_REGISTER,
  651. rt2x00dev->rx->data_dma);
  652. rt2x00pci_register_write(rt2x00dev, RXCSR2, reg);
  653. return 0;
  654. }
  655. static int rt2500pci_init_registers(struct rt2x00_dev *rt2x00dev)
  656. {
  657. u32 reg;
  658. rt2x00pci_register_write(rt2x00dev, PSCSR0, 0x00020002);
  659. rt2x00pci_register_write(rt2x00dev, PSCSR1, 0x00000002);
  660. rt2x00pci_register_write(rt2x00dev, PSCSR2, 0x00020002);
  661. rt2x00pci_register_write(rt2x00dev, PSCSR3, 0x00000002);
  662. rt2x00pci_register_read(rt2x00dev, TIMECSR, &reg);
  663. rt2x00_set_field32(&reg, TIMECSR_US_COUNT, 33);
  664. rt2x00_set_field32(&reg, TIMECSR_US_64_COUNT, 63);
  665. rt2x00_set_field32(&reg, TIMECSR_BEACON_EXPECT, 0);
  666. rt2x00pci_register_write(rt2x00dev, TIMECSR, reg);
  667. rt2x00pci_register_read(rt2x00dev, CSR9, &reg);
  668. rt2x00_set_field32(&reg, CSR9_MAX_FRAME_UNIT,
  669. rt2x00dev->rx->data_size / 128);
  670. rt2x00pci_register_write(rt2x00dev, CSR9, reg);
  671. /*
  672. * Always use CWmin and CWmax set in descriptor.
  673. */
  674. rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
  675. rt2x00_set_field32(&reg, CSR11_CW_SELECT, 0);
  676. rt2x00pci_register_write(rt2x00dev, CSR11, reg);
  677. rt2x00pci_register_write(rt2x00dev, CNT3, 0);
  678. rt2x00pci_register_read(rt2x00dev, TXCSR8, &reg);
  679. rt2x00_set_field32(&reg, TXCSR8_BBP_ID0, 10);
  680. rt2x00_set_field32(&reg, TXCSR8_BBP_ID0_VALID, 1);
  681. rt2x00_set_field32(&reg, TXCSR8_BBP_ID1, 11);
  682. rt2x00_set_field32(&reg, TXCSR8_BBP_ID1_VALID, 1);
  683. rt2x00_set_field32(&reg, TXCSR8_BBP_ID2, 13);
  684. rt2x00_set_field32(&reg, TXCSR8_BBP_ID2_VALID, 1);
  685. rt2x00_set_field32(&reg, TXCSR8_BBP_ID3, 12);
  686. rt2x00_set_field32(&reg, TXCSR8_BBP_ID3_VALID, 1);
  687. rt2x00pci_register_write(rt2x00dev, TXCSR8, reg);
  688. rt2x00pci_register_read(rt2x00dev, ARTCSR0, &reg);
  689. rt2x00_set_field32(&reg, ARTCSR0_ACK_CTS_1MBS, 112);
  690. rt2x00_set_field32(&reg, ARTCSR0_ACK_CTS_2MBS, 56);
  691. rt2x00_set_field32(&reg, ARTCSR0_ACK_CTS_5_5MBS, 20);
  692. rt2x00_set_field32(&reg, ARTCSR0_ACK_CTS_11MBS, 10);
  693. rt2x00pci_register_write(rt2x00dev, ARTCSR0, reg);
  694. rt2x00pci_register_read(rt2x00dev, ARTCSR1, &reg);
  695. rt2x00_set_field32(&reg, ARTCSR1_ACK_CTS_6MBS, 45);
  696. rt2x00_set_field32(&reg, ARTCSR1_ACK_CTS_9MBS, 37);
  697. rt2x00_set_field32(&reg, ARTCSR1_ACK_CTS_12MBS, 33);
  698. rt2x00_set_field32(&reg, ARTCSR1_ACK_CTS_18MBS, 29);
  699. rt2x00pci_register_write(rt2x00dev, ARTCSR1, reg);
  700. rt2x00pci_register_read(rt2x00dev, ARTCSR2, &reg);
  701. rt2x00_set_field32(&reg, ARTCSR2_ACK_CTS_24MBS, 29);
  702. rt2x00_set_field32(&reg, ARTCSR2_ACK_CTS_36MBS, 25);
  703. rt2x00_set_field32(&reg, ARTCSR2_ACK_CTS_48MBS, 25);
  704. rt2x00_set_field32(&reg, ARTCSR2_ACK_CTS_54MBS, 25);
  705. rt2x00pci_register_write(rt2x00dev, ARTCSR2, reg);
  706. rt2x00pci_register_read(rt2x00dev, RXCSR3, &reg);
  707. rt2x00_set_field32(&reg, RXCSR3_BBP_ID0, 47); /* CCK Signal */
  708. rt2x00_set_field32(&reg, RXCSR3_BBP_ID0_VALID, 1);
  709. rt2x00_set_field32(&reg, RXCSR3_BBP_ID1, 51); /* Rssi */
  710. rt2x00_set_field32(&reg, RXCSR3_BBP_ID1_VALID, 1);
  711. rt2x00_set_field32(&reg, RXCSR3_BBP_ID2, 42); /* OFDM Rate */
  712. rt2x00_set_field32(&reg, RXCSR3_BBP_ID2_VALID, 1);
  713. rt2x00_set_field32(&reg, RXCSR3_BBP_ID3, 51); /* RSSI */
  714. rt2x00_set_field32(&reg, RXCSR3_BBP_ID3_VALID, 1);
  715. rt2x00pci_register_write(rt2x00dev, RXCSR3, reg);
  716. rt2x00pci_register_read(rt2x00dev, PCICSR, &reg);
  717. rt2x00_set_field32(&reg, PCICSR_BIG_ENDIAN, 0);
  718. rt2x00_set_field32(&reg, PCICSR_RX_TRESHOLD, 0);
  719. rt2x00_set_field32(&reg, PCICSR_TX_TRESHOLD, 3);
  720. rt2x00_set_field32(&reg, PCICSR_BURST_LENTH, 1);
  721. rt2x00_set_field32(&reg, PCICSR_ENABLE_CLK, 1);
  722. rt2x00_set_field32(&reg, PCICSR_READ_MULTIPLE, 1);
  723. rt2x00_set_field32(&reg, PCICSR_WRITE_INVALID, 1);
  724. rt2x00pci_register_write(rt2x00dev, PCICSR, reg);
  725. rt2x00pci_register_write(rt2x00dev, PWRCSR0, 0x3f3b3100);
  726. rt2x00pci_register_write(rt2x00dev, GPIOCSR, 0x0000ff00);
  727. rt2x00pci_register_write(rt2x00dev, TESTCSR, 0x000000f0);
  728. if (rt2x00dev->ops->lib->set_device_state(rt2x00dev, STATE_AWAKE))
  729. return -EBUSY;
  730. rt2x00pci_register_write(rt2x00dev, MACCSR0, 0x00213223);
  731. rt2x00pci_register_write(rt2x00dev, MACCSR1, 0x00235518);
  732. rt2x00pci_register_read(rt2x00dev, MACCSR2, &reg);
  733. rt2x00_set_field32(&reg, MACCSR2_DELAY, 64);
  734. rt2x00pci_register_write(rt2x00dev, MACCSR2, reg);
  735. rt2x00pci_register_read(rt2x00dev, RALINKCSR, &reg);
  736. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_DATA0, 17);
  737. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_ID0, 26);
  738. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_VALID0, 1);
  739. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_DATA1, 0);
  740. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_ID1, 26);
  741. rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_VALID1, 1);
  742. rt2x00pci_register_write(rt2x00dev, RALINKCSR, reg);
  743. rt2x00pci_register_write(rt2x00dev, BBPCSR1, 0x82188200);
  744. rt2x00pci_register_write(rt2x00dev, TXACKCSR0, 0x00000020);
  745. rt2x00pci_register_read(rt2x00dev, CSR1, &reg);
  746. rt2x00_set_field32(&reg, CSR1_SOFT_RESET, 1);
  747. rt2x00_set_field32(&reg, CSR1_BBP_RESET, 0);
  748. rt2x00_set_field32(&reg, CSR1_HOST_READY, 0);
  749. rt2x00pci_register_write(rt2x00dev, CSR1, reg);
  750. rt2x00pci_register_read(rt2x00dev, CSR1, &reg);
  751. rt2x00_set_field32(&reg, CSR1_SOFT_RESET, 0);
  752. rt2x00_set_field32(&reg, CSR1_HOST_READY, 1);
  753. rt2x00pci_register_write(rt2x00dev, CSR1, reg);
  754. /*
  755. * We must clear the FCS and FIFO error count.
  756. * These registers are cleared on read,
  757. * so we may pass a useless variable to store the value.
  758. */
  759. rt2x00pci_register_read(rt2x00dev, CNT0, &reg);
  760. rt2x00pci_register_read(rt2x00dev, CNT4, &reg);
  761. return 0;
  762. }
  763. static int rt2500pci_init_bbp(struct rt2x00_dev *rt2x00dev)
  764. {
  765. unsigned int i;
  766. u16 eeprom;
  767. u8 reg_id;
  768. u8 value;
  769. for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
  770. rt2500pci_bbp_read(rt2x00dev, 0, &value);
  771. if ((value != 0xff) && (value != 0x00))
  772. goto continue_csr_init;
  773. NOTICE(rt2x00dev, "Waiting for BBP register.\n");
  774. udelay(REGISTER_BUSY_DELAY);
  775. }
  776. ERROR(rt2x00dev, "BBP register access failed, aborting.\n");
  777. return -EACCES;
  778. continue_csr_init:
  779. rt2500pci_bbp_write(rt2x00dev, 3, 0x02);
  780. rt2500pci_bbp_write(rt2x00dev, 4, 0x19);
  781. rt2500pci_bbp_write(rt2x00dev, 14, 0x1c);
  782. rt2500pci_bbp_write(rt2x00dev, 15, 0x30);
  783. rt2500pci_bbp_write(rt2x00dev, 16, 0xac);
  784. rt2500pci_bbp_write(rt2x00dev, 18, 0x18);
  785. rt2500pci_bbp_write(rt2x00dev, 19, 0xff);
  786. rt2500pci_bbp_write(rt2x00dev, 20, 0x1e);
  787. rt2500pci_bbp_write(rt2x00dev, 21, 0x08);
  788. rt2500pci_bbp_write(rt2x00dev, 22, 0x08);
  789. rt2500pci_bbp_write(rt2x00dev, 23, 0x08);
  790. rt2500pci_bbp_write(rt2x00dev, 24, 0x70);
  791. rt2500pci_bbp_write(rt2x00dev, 25, 0x40);
  792. rt2500pci_bbp_write(rt2x00dev, 26, 0x08);
  793. rt2500pci_bbp_write(rt2x00dev, 27, 0x23);
  794. rt2500pci_bbp_write(rt2x00dev, 30, 0x10);
  795. rt2500pci_bbp_write(rt2x00dev, 31, 0x2b);
  796. rt2500pci_bbp_write(rt2x00dev, 32, 0xb9);
  797. rt2500pci_bbp_write(rt2x00dev, 34, 0x12);
  798. rt2500pci_bbp_write(rt2x00dev, 35, 0x50);
  799. rt2500pci_bbp_write(rt2x00dev, 39, 0xc4);
  800. rt2500pci_bbp_write(rt2x00dev, 40, 0x02);
  801. rt2500pci_bbp_write(rt2x00dev, 41, 0x60);
  802. rt2500pci_bbp_write(rt2x00dev, 53, 0x10);
  803. rt2500pci_bbp_write(rt2x00dev, 54, 0x18);
  804. rt2500pci_bbp_write(rt2x00dev, 56, 0x08);
  805. rt2500pci_bbp_write(rt2x00dev, 57, 0x10);
  806. rt2500pci_bbp_write(rt2x00dev, 58, 0x08);
  807. rt2500pci_bbp_write(rt2x00dev, 61, 0x6d);
  808. rt2500pci_bbp_write(rt2x00dev, 62, 0x10);
  809. DEBUG(rt2x00dev, "Start initialization from EEPROM...\n");
  810. for (i = 0; i < EEPROM_BBP_SIZE; i++) {
  811. rt2x00_eeprom_read(rt2x00dev, EEPROM_BBP_START + i, &eeprom);
  812. if (eeprom != 0xffff && eeprom != 0x0000) {
  813. reg_id = rt2x00_get_field16(eeprom, EEPROM_BBP_REG_ID);
  814. value = rt2x00_get_field16(eeprom, EEPROM_BBP_VALUE);
  815. DEBUG(rt2x00dev, "BBP: 0x%02x, value: 0x%02x.\n",
  816. reg_id, value);
  817. rt2500pci_bbp_write(rt2x00dev, reg_id, value);
  818. }
  819. }
  820. DEBUG(rt2x00dev, "...End initialization from EEPROM.\n");
  821. return 0;
  822. }
  823. /*
  824. * Device state switch handlers.
  825. */
  826. static void rt2500pci_toggle_rx(struct rt2x00_dev *rt2x00dev,
  827. enum dev_state state)
  828. {
  829. u32 reg;
  830. rt2x00pci_register_read(rt2x00dev, RXCSR0, &reg);
  831. rt2x00_set_field32(&reg, RXCSR0_DISABLE_RX,
  832. state == STATE_RADIO_RX_OFF);
  833. rt2x00pci_register_write(rt2x00dev, RXCSR0, reg);
  834. }
  835. static void rt2500pci_toggle_irq(struct rt2x00_dev *rt2x00dev,
  836. enum dev_state state)
  837. {
  838. int mask = (state == STATE_RADIO_IRQ_OFF);
  839. u32 reg;
  840. /*
  841. * When interrupts are being enabled, the interrupt registers
  842. * should clear the register to assure a clean state.
  843. */
  844. if (state == STATE_RADIO_IRQ_ON) {
  845. rt2x00pci_register_read(rt2x00dev, CSR7, &reg);
  846. rt2x00pci_register_write(rt2x00dev, CSR7, reg);
  847. }
  848. /*
  849. * Only toggle the interrupts bits we are going to use.
  850. * Non-checked interrupt bits are disabled by default.
  851. */
  852. rt2x00pci_register_read(rt2x00dev, CSR8, &reg);
  853. rt2x00_set_field32(&reg, CSR8_TBCN_EXPIRE, mask);
  854. rt2x00_set_field32(&reg, CSR8_TXDONE_TXRING, mask);
  855. rt2x00_set_field32(&reg, CSR8_TXDONE_ATIMRING, mask);
  856. rt2x00_set_field32(&reg, CSR8_TXDONE_PRIORING, mask);
  857. rt2x00_set_field32(&reg, CSR8_RXDONE, mask);
  858. rt2x00pci_register_write(rt2x00dev, CSR8, reg);
  859. }
  860. static int rt2500pci_enable_radio(struct rt2x00_dev *rt2x00dev)
  861. {
  862. /*
  863. * Initialize all registers.
  864. */
  865. if (rt2500pci_init_rings(rt2x00dev) ||
  866. rt2500pci_init_registers(rt2x00dev) ||
  867. rt2500pci_init_bbp(rt2x00dev)) {
  868. ERROR(rt2x00dev, "Register initialization failed.\n");
  869. return -EIO;
  870. }
  871. /*
  872. * Enable interrupts.
  873. */
  874. rt2500pci_toggle_irq(rt2x00dev, STATE_RADIO_IRQ_ON);
  875. /*
  876. * Enable LED
  877. */
  878. rt2500pci_enable_led(rt2x00dev);
  879. return 0;
  880. }
  881. static void rt2500pci_disable_radio(struct rt2x00_dev *rt2x00dev)
  882. {
  883. u32 reg;
  884. /*
  885. * Disable LED
  886. */
  887. rt2500pci_disable_led(rt2x00dev);
  888. rt2x00pci_register_write(rt2x00dev, PWRCSR0, 0);
  889. /*
  890. * Disable synchronisation.
  891. */
  892. rt2x00pci_register_write(rt2x00dev, CSR14, 0);
  893. /*
  894. * Cancel RX and TX.
  895. */
  896. rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
  897. rt2x00_set_field32(&reg, TXCSR0_ABORT, 1);
  898. rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
  899. /*
  900. * Disable interrupts.
  901. */
  902. rt2500pci_toggle_irq(rt2x00dev, STATE_RADIO_IRQ_OFF);
  903. }
  904. static int rt2500pci_set_state(struct rt2x00_dev *rt2x00dev,
  905. enum dev_state state)
  906. {
  907. u32 reg;
  908. unsigned int i;
  909. char put_to_sleep;
  910. char bbp_state;
  911. char rf_state;
  912. put_to_sleep = (state != STATE_AWAKE);
  913. rt2x00pci_register_read(rt2x00dev, PWRCSR1, &reg);
  914. rt2x00_set_field32(&reg, PWRCSR1_SET_STATE, 1);
  915. rt2x00_set_field32(&reg, PWRCSR1_BBP_DESIRE_STATE, state);
  916. rt2x00_set_field32(&reg, PWRCSR1_RF_DESIRE_STATE, state);
  917. rt2x00_set_field32(&reg, PWRCSR1_PUT_TO_SLEEP, put_to_sleep);
  918. rt2x00pci_register_write(rt2x00dev, PWRCSR1, reg);
  919. /*
  920. * Device is not guaranteed to be in the requested state yet.
  921. * We must wait until the register indicates that the
  922. * device has entered the correct state.
  923. */
  924. for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
  925. rt2x00pci_register_read(rt2x00dev, PWRCSR1, &reg);
  926. bbp_state = rt2x00_get_field32(reg, PWRCSR1_BBP_CURR_STATE);
  927. rf_state = rt2x00_get_field32(reg, PWRCSR1_RF_CURR_STATE);
  928. if (bbp_state == state && rf_state == state)
  929. return 0;
  930. msleep(10);
  931. }
  932. NOTICE(rt2x00dev, "Device failed to enter state %d, "
  933. "current device state: bbp %d and rf %d.\n",
  934. state, bbp_state, rf_state);
  935. return -EBUSY;
  936. }
  937. static int rt2500pci_set_device_state(struct rt2x00_dev *rt2x00dev,
  938. enum dev_state state)
  939. {
  940. int retval = 0;
  941. switch (state) {
  942. case STATE_RADIO_ON:
  943. retval = rt2500pci_enable_radio(rt2x00dev);
  944. break;
  945. case STATE_RADIO_OFF:
  946. rt2500pci_disable_radio(rt2x00dev);
  947. break;
  948. case STATE_RADIO_RX_ON:
  949. case STATE_RADIO_RX_ON_LINK:
  950. rt2500pci_toggle_rx(rt2x00dev, STATE_RADIO_RX_ON);
  951. break;
  952. case STATE_RADIO_RX_OFF:
  953. case STATE_RADIO_RX_OFF_LINK:
  954. rt2500pci_toggle_rx(rt2x00dev, STATE_RADIO_RX_OFF);
  955. break;
  956. case STATE_DEEP_SLEEP:
  957. case STATE_SLEEP:
  958. case STATE_STANDBY:
  959. case STATE_AWAKE:
  960. retval = rt2500pci_set_state(rt2x00dev, state);
  961. break;
  962. default:
  963. retval = -ENOTSUPP;
  964. break;
  965. }
  966. return retval;
  967. }
  968. /*
  969. * TX descriptor initialization
  970. */
  971. static void rt2500pci_write_tx_desc(struct rt2x00_dev *rt2x00dev,
  972. struct sk_buff *skb,
  973. struct txdata_entry_desc *desc,
  974. struct ieee80211_tx_control *control)
  975. {
  976. struct skb_desc *skbdesc = get_skb_desc(skb);
  977. __le32 *txd = skbdesc->desc;
  978. u32 word;
  979. /*
  980. * Start writing the descriptor words.
  981. */
  982. rt2x00_desc_read(txd, 2, &word);
  983. rt2x00_set_field32(&word, TXD_W2_IV_OFFSET, IEEE80211_HEADER);
  984. rt2x00_set_field32(&word, TXD_W2_AIFS, desc->aifs);
  985. rt2x00_set_field32(&word, TXD_W2_CWMIN, desc->cw_min);
  986. rt2x00_set_field32(&word, TXD_W2_CWMAX, desc->cw_max);
  987. rt2x00_desc_write(txd, 2, word);
  988. rt2x00_desc_read(txd, 3, &word);
  989. rt2x00_set_field32(&word, TXD_W3_PLCP_SIGNAL, desc->signal);
  990. rt2x00_set_field32(&word, TXD_W3_PLCP_SERVICE, desc->service);
  991. rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_LOW, desc->length_low);
  992. rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_HIGH, desc->length_high);
  993. rt2x00_desc_write(txd, 3, word);
  994. rt2x00_desc_read(txd, 10, &word);
  995. rt2x00_set_field32(&word, TXD_W10_RTS,
  996. test_bit(ENTRY_TXD_RTS_FRAME, &desc->flags));
  997. rt2x00_desc_write(txd, 10, word);
  998. rt2x00_desc_read(txd, 0, &word);
  999. rt2x00_set_field32(&word, TXD_W0_OWNER_NIC, 1);
  1000. rt2x00_set_field32(&word, TXD_W0_VALID, 1);
  1001. rt2x00_set_field32(&word, TXD_W0_MORE_FRAG,
  1002. test_bit(ENTRY_TXD_MORE_FRAG, &desc->flags));
  1003. rt2x00_set_field32(&word, TXD_W0_ACK,
  1004. test_bit(ENTRY_TXD_ACK, &desc->flags));
  1005. rt2x00_set_field32(&word, TXD_W0_TIMESTAMP,
  1006. test_bit(ENTRY_TXD_REQ_TIMESTAMP, &desc->flags));
  1007. rt2x00_set_field32(&word, TXD_W0_OFDM,
  1008. test_bit(ENTRY_TXD_OFDM_RATE, &desc->flags));
  1009. rt2x00_set_field32(&word, TXD_W0_CIPHER_OWNER, 1);
  1010. rt2x00_set_field32(&word, TXD_W0_IFS, desc->ifs);
  1011. rt2x00_set_field32(&word, TXD_W0_RETRY_MODE,
  1012. !!(control->flags &
  1013. IEEE80211_TXCTL_LONG_RETRY_LIMIT));
  1014. rt2x00_set_field32(&word, TXD_W0_DATABYTE_COUNT, skbdesc->data_len);
  1015. rt2x00_set_field32(&word, TXD_W0_CIPHER_ALG, CIPHER_NONE);
  1016. rt2x00_desc_write(txd, 0, word);
  1017. }
  1018. /*
  1019. * TX data initialization
  1020. */
  1021. static void rt2500pci_kick_tx_queue(struct rt2x00_dev *rt2x00dev,
  1022. unsigned int queue)
  1023. {
  1024. u32 reg;
  1025. if (queue == IEEE80211_TX_QUEUE_BEACON) {
  1026. rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
  1027. if (!rt2x00_get_field32(reg, CSR14_BEACON_GEN)) {
  1028. rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 1);
  1029. rt2x00pci_register_write(rt2x00dev, CSR14, reg);
  1030. }
  1031. return;
  1032. }
  1033. rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
  1034. rt2x00_set_field32(&reg, TXCSR0_KICK_PRIO,
  1035. (queue == IEEE80211_TX_QUEUE_DATA0));
  1036. rt2x00_set_field32(&reg, TXCSR0_KICK_TX,
  1037. (queue == IEEE80211_TX_QUEUE_DATA1));
  1038. rt2x00_set_field32(&reg, TXCSR0_KICK_ATIM,
  1039. (queue == IEEE80211_TX_QUEUE_AFTER_BEACON));
  1040. rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
  1041. }
  1042. /*
  1043. * RX control handlers
  1044. */
  1045. static void rt2500pci_fill_rxdone(struct data_entry *entry,
  1046. struct rxdata_entry_desc *desc)
  1047. {
  1048. __le32 *rxd = entry->priv;
  1049. u32 word0;
  1050. u32 word2;
  1051. rt2x00_desc_read(rxd, 0, &word0);
  1052. rt2x00_desc_read(rxd, 2, &word2);
  1053. desc->flags = 0;
  1054. if (rt2x00_get_field32(word0, RXD_W0_CRC_ERROR))
  1055. desc->flags |= RX_FLAG_FAILED_FCS_CRC;
  1056. if (rt2x00_get_field32(word0, RXD_W0_PHYSICAL_ERROR))
  1057. desc->flags |= RX_FLAG_FAILED_PLCP_CRC;
  1058. desc->signal = rt2x00_get_field32(word2, RXD_W2_SIGNAL);
  1059. desc->rssi = rt2x00_get_field32(word2, RXD_W2_RSSI) -
  1060. entry->ring->rt2x00dev->rssi_offset;
  1061. desc->ofdm = rt2x00_get_field32(word0, RXD_W0_OFDM);
  1062. desc->size = rt2x00_get_field32(word0, RXD_W0_DATABYTE_COUNT);
  1063. desc->my_bss = !!rt2x00_get_field32(word0, RXD_W0_MY_BSS);
  1064. }
  1065. /*
  1066. * Interrupt functions.
  1067. */
  1068. static void rt2500pci_txdone(struct rt2x00_dev *rt2x00dev, const int queue)
  1069. {
  1070. struct data_ring *ring = rt2x00lib_get_ring(rt2x00dev, queue);
  1071. struct data_entry *entry;
  1072. __le32 *txd;
  1073. u32 word;
  1074. int tx_status;
  1075. int retry;
  1076. while (!rt2x00_ring_empty(ring)) {
  1077. entry = rt2x00_get_data_entry_done(ring);
  1078. txd = entry->priv;
  1079. rt2x00_desc_read(txd, 0, &word);
  1080. if (rt2x00_get_field32(word, TXD_W0_OWNER_NIC) ||
  1081. !rt2x00_get_field32(word, TXD_W0_VALID))
  1082. break;
  1083. /*
  1084. * Obtain the status about this packet.
  1085. */
  1086. tx_status = rt2x00_get_field32(word, TXD_W0_RESULT);
  1087. retry = rt2x00_get_field32(word, TXD_W0_RETRY_COUNT);
  1088. rt2x00pci_txdone(rt2x00dev, entry, tx_status, retry);
  1089. }
  1090. }
  1091. static irqreturn_t rt2500pci_interrupt(int irq, void *dev_instance)
  1092. {
  1093. struct rt2x00_dev *rt2x00dev = dev_instance;
  1094. u32 reg;
  1095. /*
  1096. * Get the interrupt sources & saved to local variable.
  1097. * Write register value back to clear pending interrupts.
  1098. */
  1099. rt2x00pci_register_read(rt2x00dev, CSR7, &reg);
  1100. rt2x00pci_register_write(rt2x00dev, CSR7, reg);
  1101. if (!reg)
  1102. return IRQ_NONE;
  1103. if (!test_bit(DEVICE_ENABLED_RADIO, &rt2x00dev->flags))
  1104. return IRQ_HANDLED;
  1105. /*
  1106. * Handle interrupts, walk through all bits
  1107. * and run the tasks, the bits are checked in order of
  1108. * priority.
  1109. */
  1110. /*
  1111. * 1 - Beacon timer expired interrupt.
  1112. */
  1113. if (rt2x00_get_field32(reg, CSR7_TBCN_EXPIRE))
  1114. rt2x00lib_beacondone(rt2x00dev);
  1115. /*
  1116. * 2 - Rx ring done interrupt.
  1117. */
  1118. if (rt2x00_get_field32(reg, CSR7_RXDONE))
  1119. rt2x00pci_rxdone(rt2x00dev);
  1120. /*
  1121. * 3 - Atim ring transmit done interrupt.
  1122. */
  1123. if (rt2x00_get_field32(reg, CSR7_TXDONE_ATIMRING))
  1124. rt2500pci_txdone(rt2x00dev, IEEE80211_TX_QUEUE_AFTER_BEACON);
  1125. /*
  1126. * 4 - Priority ring transmit done interrupt.
  1127. */
  1128. if (rt2x00_get_field32(reg, CSR7_TXDONE_PRIORING))
  1129. rt2500pci_txdone(rt2x00dev, IEEE80211_TX_QUEUE_DATA0);
  1130. /*
  1131. * 5 - Tx ring transmit done interrupt.
  1132. */
  1133. if (rt2x00_get_field32(reg, CSR7_TXDONE_TXRING))
  1134. rt2500pci_txdone(rt2x00dev, IEEE80211_TX_QUEUE_DATA1);
  1135. return IRQ_HANDLED;
  1136. }
  1137. /*
  1138. * Device probe functions.
  1139. */
  1140. static int rt2500pci_validate_eeprom(struct rt2x00_dev *rt2x00dev)
  1141. {
  1142. struct eeprom_93cx6 eeprom;
  1143. u32 reg;
  1144. u16 word;
  1145. u8 *mac;
  1146. rt2x00pci_register_read(rt2x00dev, CSR21, &reg);
  1147. eeprom.data = rt2x00dev;
  1148. eeprom.register_read = rt2500pci_eepromregister_read;
  1149. eeprom.register_write = rt2500pci_eepromregister_write;
  1150. eeprom.width = rt2x00_get_field32(reg, CSR21_TYPE_93C46) ?
  1151. PCI_EEPROM_WIDTH_93C46 : PCI_EEPROM_WIDTH_93C66;
  1152. eeprom.reg_data_in = 0;
  1153. eeprom.reg_data_out = 0;
  1154. eeprom.reg_data_clock = 0;
  1155. eeprom.reg_chip_select = 0;
  1156. eeprom_93cx6_multiread(&eeprom, EEPROM_BASE, rt2x00dev->eeprom,
  1157. EEPROM_SIZE / sizeof(u16));
  1158. /*
  1159. * Start validation of the data that has been read.
  1160. */
  1161. mac = rt2x00_eeprom_addr(rt2x00dev, EEPROM_MAC_ADDR_0);
  1162. if (!is_valid_ether_addr(mac)) {
  1163. DECLARE_MAC_BUF(macbuf);
  1164. random_ether_addr(mac);
  1165. EEPROM(rt2x00dev, "MAC: %s\n",
  1166. print_mac(macbuf, mac));
  1167. }
  1168. rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &word);
  1169. if (word == 0xffff) {
  1170. rt2x00_set_field16(&word, EEPROM_ANTENNA_NUM, 2);
  1171. rt2x00_set_field16(&word, EEPROM_ANTENNA_TX_DEFAULT,
  1172. ANTENNA_SW_DIVERSITY);
  1173. rt2x00_set_field16(&word, EEPROM_ANTENNA_RX_DEFAULT,
  1174. ANTENNA_SW_DIVERSITY);
  1175. rt2x00_set_field16(&word, EEPROM_ANTENNA_LED_MODE,
  1176. LED_MODE_DEFAULT);
  1177. rt2x00_set_field16(&word, EEPROM_ANTENNA_DYN_TXAGC, 0);
  1178. rt2x00_set_field16(&word, EEPROM_ANTENNA_HARDWARE_RADIO, 0);
  1179. rt2x00_set_field16(&word, EEPROM_ANTENNA_RF_TYPE, RF2522);
  1180. rt2x00_eeprom_write(rt2x00dev, EEPROM_ANTENNA, word);
  1181. EEPROM(rt2x00dev, "Antenna: 0x%04x\n", word);
  1182. }
  1183. rt2x00_eeprom_read(rt2x00dev, EEPROM_NIC, &word);
  1184. if (word == 0xffff) {
  1185. rt2x00_set_field16(&word, EEPROM_NIC_CARDBUS_ACCEL, 0);
  1186. rt2x00_set_field16(&word, EEPROM_NIC_DYN_BBP_TUNE, 0);
  1187. rt2x00_set_field16(&word, EEPROM_NIC_CCK_TX_POWER, 0);
  1188. rt2x00_eeprom_write(rt2x00dev, EEPROM_NIC, word);
  1189. EEPROM(rt2x00dev, "NIC: 0x%04x\n", word);
  1190. }
  1191. rt2x00_eeprom_read(rt2x00dev, EEPROM_CALIBRATE_OFFSET, &word);
  1192. if (word == 0xffff) {
  1193. rt2x00_set_field16(&word, EEPROM_CALIBRATE_OFFSET_RSSI,
  1194. DEFAULT_RSSI_OFFSET);
  1195. rt2x00_eeprom_write(rt2x00dev, EEPROM_CALIBRATE_OFFSET, word);
  1196. EEPROM(rt2x00dev, "Calibrate offset: 0x%04x\n", word);
  1197. }
  1198. return 0;
  1199. }
  1200. static int rt2500pci_init_eeprom(struct rt2x00_dev *rt2x00dev)
  1201. {
  1202. u32 reg;
  1203. u16 value;
  1204. u16 eeprom;
  1205. /*
  1206. * Read EEPROM word for configuration.
  1207. */
  1208. rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &eeprom);
  1209. /*
  1210. * Identify RF chipset.
  1211. */
  1212. value = rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RF_TYPE);
  1213. rt2x00pci_register_read(rt2x00dev, CSR0, &reg);
  1214. rt2x00_set_chip(rt2x00dev, RT2560, value, reg);
  1215. if (!rt2x00_rf(&rt2x00dev->chip, RF2522) &&
  1216. !rt2x00_rf(&rt2x00dev->chip, RF2523) &&
  1217. !rt2x00_rf(&rt2x00dev->chip, RF2524) &&
  1218. !rt2x00_rf(&rt2x00dev->chip, RF2525) &&
  1219. !rt2x00_rf(&rt2x00dev->chip, RF2525E) &&
  1220. !rt2x00_rf(&rt2x00dev->chip, RF5222)) {
  1221. ERROR(rt2x00dev, "Invalid RF chipset detected.\n");
  1222. return -ENODEV;
  1223. }
  1224. /*
  1225. * Identify default antenna configuration.
  1226. */
  1227. rt2x00dev->default_ant.tx =
  1228. rt2x00_get_field16(eeprom, EEPROM_ANTENNA_TX_DEFAULT);
  1229. rt2x00dev->default_ant.rx =
  1230. rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RX_DEFAULT);
  1231. /*
  1232. * Store led mode, for correct led behaviour.
  1233. */
  1234. rt2x00dev->led_mode =
  1235. rt2x00_get_field16(eeprom, EEPROM_ANTENNA_LED_MODE);
  1236. /*
  1237. * Detect if this device has an hardware controlled radio.
  1238. */
  1239. #ifdef CONFIG_RT2500PCI_RFKILL
  1240. if (rt2x00_get_field16(eeprom, EEPROM_ANTENNA_HARDWARE_RADIO))
  1241. __set_bit(CONFIG_SUPPORT_HW_BUTTON, &rt2x00dev->flags);
  1242. #endif /* CONFIG_RT2500PCI_RFKILL */
  1243. /*
  1244. * Check if the BBP tuning should be enabled.
  1245. */
  1246. rt2x00_eeprom_read(rt2x00dev, EEPROM_NIC, &eeprom);
  1247. if (rt2x00_get_field16(eeprom, EEPROM_NIC_DYN_BBP_TUNE))
  1248. __set_bit(CONFIG_DISABLE_LINK_TUNING, &rt2x00dev->flags);
  1249. /*
  1250. * Read the RSSI <-> dBm offset information.
  1251. */
  1252. rt2x00_eeprom_read(rt2x00dev, EEPROM_CALIBRATE_OFFSET, &eeprom);
  1253. rt2x00dev->rssi_offset =
  1254. rt2x00_get_field16(eeprom, EEPROM_CALIBRATE_OFFSET_RSSI);
  1255. return 0;
  1256. }
  1257. /*
  1258. * RF value list for RF2522
  1259. * Supports: 2.4 GHz
  1260. */
  1261. static const struct rf_channel rf_vals_bg_2522[] = {
  1262. { 1, 0x00002050, 0x000c1fda, 0x00000101, 0 },
  1263. { 2, 0x00002050, 0x000c1fee, 0x00000101, 0 },
  1264. { 3, 0x00002050, 0x000c2002, 0x00000101, 0 },
  1265. { 4, 0x00002050, 0x000c2016, 0x00000101, 0 },
  1266. { 5, 0x00002050, 0x000c202a, 0x00000101, 0 },
  1267. { 6, 0x00002050, 0x000c203e, 0x00000101, 0 },
  1268. { 7, 0x00002050, 0x000c2052, 0x00000101, 0 },
  1269. { 8, 0x00002050, 0x000c2066, 0x00000101, 0 },
  1270. { 9, 0x00002050, 0x000c207a, 0x00000101, 0 },
  1271. { 10, 0x00002050, 0x000c208e, 0x00000101, 0 },
  1272. { 11, 0x00002050, 0x000c20a2, 0x00000101, 0 },
  1273. { 12, 0x00002050, 0x000c20b6, 0x00000101, 0 },
  1274. { 13, 0x00002050, 0x000c20ca, 0x00000101, 0 },
  1275. { 14, 0x00002050, 0x000c20fa, 0x00000101, 0 },
  1276. };
  1277. /*
  1278. * RF value list for RF2523
  1279. * Supports: 2.4 GHz
  1280. */
  1281. static const struct rf_channel rf_vals_bg_2523[] = {
  1282. { 1, 0x00022010, 0x00000c9e, 0x000e0111, 0x00000a1b },
  1283. { 2, 0x00022010, 0x00000ca2, 0x000e0111, 0x00000a1b },
  1284. { 3, 0x00022010, 0x00000ca6, 0x000e0111, 0x00000a1b },
  1285. { 4, 0x00022010, 0x00000caa, 0x000e0111, 0x00000a1b },
  1286. { 5, 0x00022010, 0x00000cae, 0x000e0111, 0x00000a1b },
  1287. { 6, 0x00022010, 0x00000cb2, 0x000e0111, 0x00000a1b },
  1288. { 7, 0x00022010, 0x00000cb6, 0x000e0111, 0x00000a1b },
  1289. { 8, 0x00022010, 0x00000cba, 0x000e0111, 0x00000a1b },
  1290. { 9, 0x00022010, 0x00000cbe, 0x000e0111, 0x00000a1b },
  1291. { 10, 0x00022010, 0x00000d02, 0x000e0111, 0x00000a1b },
  1292. { 11, 0x00022010, 0x00000d06, 0x000e0111, 0x00000a1b },
  1293. { 12, 0x00022010, 0x00000d0a, 0x000e0111, 0x00000a1b },
  1294. { 13, 0x00022010, 0x00000d0e, 0x000e0111, 0x00000a1b },
  1295. { 14, 0x00022010, 0x00000d1a, 0x000e0111, 0x00000a03 },
  1296. };
  1297. /*
  1298. * RF value list for RF2524
  1299. * Supports: 2.4 GHz
  1300. */
  1301. static const struct rf_channel rf_vals_bg_2524[] = {
  1302. { 1, 0x00032020, 0x00000c9e, 0x00000101, 0x00000a1b },
  1303. { 2, 0x00032020, 0x00000ca2, 0x00000101, 0x00000a1b },
  1304. { 3, 0x00032020, 0x00000ca6, 0x00000101, 0x00000a1b },
  1305. { 4, 0x00032020, 0x00000caa, 0x00000101, 0x00000a1b },
  1306. { 5, 0x00032020, 0x00000cae, 0x00000101, 0x00000a1b },
  1307. { 6, 0x00032020, 0x00000cb2, 0x00000101, 0x00000a1b },
  1308. { 7, 0x00032020, 0x00000cb6, 0x00000101, 0x00000a1b },
  1309. { 8, 0x00032020, 0x00000cba, 0x00000101, 0x00000a1b },
  1310. { 9, 0x00032020, 0x00000cbe, 0x00000101, 0x00000a1b },
  1311. { 10, 0x00032020, 0x00000d02, 0x00000101, 0x00000a1b },
  1312. { 11, 0x00032020, 0x00000d06, 0x00000101, 0x00000a1b },
  1313. { 12, 0x00032020, 0x00000d0a, 0x00000101, 0x00000a1b },
  1314. { 13, 0x00032020, 0x00000d0e, 0x00000101, 0x00000a1b },
  1315. { 14, 0x00032020, 0x00000d1a, 0x00000101, 0x00000a03 },
  1316. };
  1317. /*
  1318. * RF value list for RF2525
  1319. * Supports: 2.4 GHz
  1320. */
  1321. static const struct rf_channel rf_vals_bg_2525[] = {
  1322. { 1, 0x00022020, 0x00080c9e, 0x00060111, 0x00000a1b },
  1323. { 2, 0x00022020, 0x00080ca2, 0x00060111, 0x00000a1b },
  1324. { 3, 0x00022020, 0x00080ca6, 0x00060111, 0x00000a1b },
  1325. { 4, 0x00022020, 0x00080caa, 0x00060111, 0x00000a1b },
  1326. { 5, 0x00022020, 0x00080cae, 0x00060111, 0x00000a1b },
  1327. { 6, 0x00022020, 0x00080cb2, 0x00060111, 0x00000a1b },
  1328. { 7, 0x00022020, 0x00080cb6, 0x00060111, 0x00000a1b },
  1329. { 8, 0x00022020, 0x00080cba, 0x00060111, 0x00000a1b },
  1330. { 9, 0x00022020, 0x00080cbe, 0x00060111, 0x00000a1b },
  1331. { 10, 0x00022020, 0x00080d02, 0x00060111, 0x00000a1b },
  1332. { 11, 0x00022020, 0x00080d06, 0x00060111, 0x00000a1b },
  1333. { 12, 0x00022020, 0x00080d0a, 0x00060111, 0x00000a1b },
  1334. { 13, 0x00022020, 0x00080d0e, 0x00060111, 0x00000a1b },
  1335. { 14, 0x00022020, 0x00080d1a, 0x00060111, 0x00000a03 },
  1336. };
  1337. /*
  1338. * RF value list for RF2525e
  1339. * Supports: 2.4 GHz
  1340. */
  1341. static const struct rf_channel rf_vals_bg_2525e[] = {
  1342. { 1, 0x00022020, 0x00081136, 0x00060111, 0x00000a0b },
  1343. { 2, 0x00022020, 0x0008113a, 0x00060111, 0x00000a0b },
  1344. { 3, 0x00022020, 0x0008113e, 0x00060111, 0x00000a0b },
  1345. { 4, 0x00022020, 0x00081182, 0x00060111, 0x00000a0b },
  1346. { 5, 0x00022020, 0x00081186, 0x00060111, 0x00000a0b },
  1347. { 6, 0x00022020, 0x0008118a, 0x00060111, 0x00000a0b },
  1348. { 7, 0x00022020, 0x0008118e, 0x00060111, 0x00000a0b },
  1349. { 8, 0x00022020, 0x00081192, 0x00060111, 0x00000a0b },
  1350. { 9, 0x00022020, 0x00081196, 0x00060111, 0x00000a0b },
  1351. { 10, 0x00022020, 0x0008119a, 0x00060111, 0x00000a0b },
  1352. { 11, 0x00022020, 0x0008119e, 0x00060111, 0x00000a0b },
  1353. { 12, 0x00022020, 0x000811a2, 0x00060111, 0x00000a0b },
  1354. { 13, 0x00022020, 0x000811a6, 0x00060111, 0x00000a0b },
  1355. { 14, 0x00022020, 0x000811ae, 0x00060111, 0x00000a1b },
  1356. };
  1357. /*
  1358. * RF value list for RF5222
  1359. * Supports: 2.4 GHz & 5.2 GHz
  1360. */
  1361. static const struct rf_channel rf_vals_5222[] = {
  1362. { 1, 0x00022020, 0x00001136, 0x00000101, 0x00000a0b },
  1363. { 2, 0x00022020, 0x0000113a, 0x00000101, 0x00000a0b },
  1364. { 3, 0x00022020, 0x0000113e, 0x00000101, 0x00000a0b },
  1365. { 4, 0x00022020, 0x00001182, 0x00000101, 0x00000a0b },
  1366. { 5, 0x00022020, 0x00001186, 0x00000101, 0x00000a0b },
  1367. { 6, 0x00022020, 0x0000118a, 0x00000101, 0x00000a0b },
  1368. { 7, 0x00022020, 0x0000118e, 0x00000101, 0x00000a0b },
  1369. { 8, 0x00022020, 0x00001192, 0x00000101, 0x00000a0b },
  1370. { 9, 0x00022020, 0x00001196, 0x00000101, 0x00000a0b },
  1371. { 10, 0x00022020, 0x0000119a, 0x00000101, 0x00000a0b },
  1372. { 11, 0x00022020, 0x0000119e, 0x00000101, 0x00000a0b },
  1373. { 12, 0x00022020, 0x000011a2, 0x00000101, 0x00000a0b },
  1374. { 13, 0x00022020, 0x000011a6, 0x00000101, 0x00000a0b },
  1375. { 14, 0x00022020, 0x000011ae, 0x00000101, 0x00000a1b },
  1376. /* 802.11 UNI / HyperLan 2 */
  1377. { 36, 0x00022010, 0x00018896, 0x00000101, 0x00000a1f },
  1378. { 40, 0x00022010, 0x0001889a, 0x00000101, 0x00000a1f },
  1379. { 44, 0x00022010, 0x0001889e, 0x00000101, 0x00000a1f },
  1380. { 48, 0x00022010, 0x000188a2, 0x00000101, 0x00000a1f },
  1381. { 52, 0x00022010, 0x000188a6, 0x00000101, 0x00000a1f },
  1382. { 66, 0x00022010, 0x000188aa, 0x00000101, 0x00000a1f },
  1383. { 60, 0x00022010, 0x000188ae, 0x00000101, 0x00000a1f },
  1384. { 64, 0x00022010, 0x000188b2, 0x00000101, 0x00000a1f },
  1385. /* 802.11 HyperLan 2 */
  1386. { 100, 0x00022010, 0x00008802, 0x00000101, 0x00000a0f },
  1387. { 104, 0x00022010, 0x00008806, 0x00000101, 0x00000a0f },
  1388. { 108, 0x00022010, 0x0000880a, 0x00000101, 0x00000a0f },
  1389. { 112, 0x00022010, 0x0000880e, 0x00000101, 0x00000a0f },
  1390. { 116, 0x00022010, 0x00008812, 0x00000101, 0x00000a0f },
  1391. { 120, 0x00022010, 0x00008816, 0x00000101, 0x00000a0f },
  1392. { 124, 0x00022010, 0x0000881a, 0x00000101, 0x00000a0f },
  1393. { 128, 0x00022010, 0x0000881e, 0x00000101, 0x00000a0f },
  1394. { 132, 0x00022010, 0x00008822, 0x00000101, 0x00000a0f },
  1395. { 136, 0x00022010, 0x00008826, 0x00000101, 0x00000a0f },
  1396. /* 802.11 UNII */
  1397. { 140, 0x00022010, 0x0000882a, 0x00000101, 0x00000a0f },
  1398. { 149, 0x00022020, 0x000090a6, 0x00000101, 0x00000a07 },
  1399. { 153, 0x00022020, 0x000090ae, 0x00000101, 0x00000a07 },
  1400. { 157, 0x00022020, 0x000090b6, 0x00000101, 0x00000a07 },
  1401. { 161, 0x00022020, 0x000090be, 0x00000101, 0x00000a07 },
  1402. };
  1403. static void rt2500pci_probe_hw_mode(struct rt2x00_dev *rt2x00dev)
  1404. {
  1405. struct hw_mode_spec *spec = &rt2x00dev->spec;
  1406. u8 *txpower;
  1407. unsigned int i;
  1408. /*
  1409. * Initialize all hw fields.
  1410. */
  1411. rt2x00dev->hw->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING;
  1412. rt2x00dev->hw->extra_tx_headroom = 0;
  1413. rt2x00dev->hw->max_signal = MAX_SIGNAL;
  1414. rt2x00dev->hw->max_rssi = MAX_RX_SSI;
  1415. rt2x00dev->hw->queues = 2;
  1416. SET_IEEE80211_DEV(rt2x00dev->hw, &rt2x00dev_pci(rt2x00dev)->dev);
  1417. SET_IEEE80211_PERM_ADDR(rt2x00dev->hw,
  1418. rt2x00_eeprom_addr(rt2x00dev,
  1419. EEPROM_MAC_ADDR_0));
  1420. /*
  1421. * Convert tx_power array in eeprom.
  1422. */
  1423. txpower = rt2x00_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_START);
  1424. for (i = 0; i < 14; i++)
  1425. txpower[i] = TXPOWER_FROM_DEV(txpower[i]);
  1426. /*
  1427. * Initialize hw_mode information.
  1428. */
  1429. spec->num_modes = 2;
  1430. spec->num_rates = 12;
  1431. spec->tx_power_a = NULL;
  1432. spec->tx_power_bg = txpower;
  1433. spec->tx_power_default = DEFAULT_TXPOWER;
  1434. if (rt2x00_rf(&rt2x00dev->chip, RF2522)) {
  1435. spec->num_channels = ARRAY_SIZE(rf_vals_bg_2522);
  1436. spec->channels = rf_vals_bg_2522;
  1437. } else if (rt2x00_rf(&rt2x00dev->chip, RF2523)) {
  1438. spec->num_channels = ARRAY_SIZE(rf_vals_bg_2523);
  1439. spec->channels = rf_vals_bg_2523;
  1440. } else if (rt2x00_rf(&rt2x00dev->chip, RF2524)) {
  1441. spec->num_channels = ARRAY_SIZE(rf_vals_bg_2524);
  1442. spec->channels = rf_vals_bg_2524;
  1443. } else if (rt2x00_rf(&rt2x00dev->chip, RF2525)) {
  1444. spec->num_channels = ARRAY_SIZE(rf_vals_bg_2525);
  1445. spec->channels = rf_vals_bg_2525;
  1446. } else if (rt2x00_rf(&rt2x00dev->chip, RF2525E)) {
  1447. spec->num_channels = ARRAY_SIZE(rf_vals_bg_2525e);
  1448. spec->channels = rf_vals_bg_2525e;
  1449. } else if (rt2x00_rf(&rt2x00dev->chip, RF5222)) {
  1450. spec->num_channels = ARRAY_SIZE(rf_vals_5222);
  1451. spec->channels = rf_vals_5222;
  1452. spec->num_modes = 3;
  1453. }
  1454. }
  1455. static int rt2500pci_probe_hw(struct rt2x00_dev *rt2x00dev)
  1456. {
  1457. int retval;
  1458. /*
  1459. * Allocate eeprom data.
  1460. */
  1461. retval = rt2500pci_validate_eeprom(rt2x00dev);
  1462. if (retval)
  1463. return retval;
  1464. retval = rt2500pci_init_eeprom(rt2x00dev);
  1465. if (retval)
  1466. return retval;
  1467. /*
  1468. * Initialize hw specifications.
  1469. */
  1470. rt2500pci_probe_hw_mode(rt2x00dev);
  1471. /*
  1472. * This device requires the beacon ring
  1473. */
  1474. __set_bit(DRIVER_REQUIRE_BEACON_RING, &rt2x00dev->flags);
  1475. /*
  1476. * Set the rssi offset.
  1477. */
  1478. rt2x00dev->rssi_offset = DEFAULT_RSSI_OFFSET;
  1479. return 0;
  1480. }
  1481. /*
  1482. * IEEE80211 stack callback functions.
  1483. */
  1484. static void rt2500pci_configure_filter(struct ieee80211_hw *hw,
  1485. unsigned int changed_flags,
  1486. unsigned int *total_flags,
  1487. int mc_count,
  1488. struct dev_addr_list *mc_list)
  1489. {
  1490. struct rt2x00_dev *rt2x00dev = hw->priv;
  1491. u32 reg;
  1492. /*
  1493. * Mask off any flags we are going to ignore from
  1494. * the total_flags field.
  1495. */
  1496. *total_flags &=
  1497. FIF_ALLMULTI |
  1498. FIF_FCSFAIL |
  1499. FIF_PLCPFAIL |
  1500. FIF_CONTROL |
  1501. FIF_OTHER_BSS |
  1502. FIF_PROMISC_IN_BSS;
  1503. /*
  1504. * Apply some rules to the filters:
  1505. * - Some filters imply different filters to be set.
  1506. * - Some things we can't filter out at all.
  1507. */
  1508. if (mc_count)
  1509. *total_flags |= FIF_ALLMULTI;
  1510. if (*total_flags & FIF_OTHER_BSS ||
  1511. *total_flags & FIF_PROMISC_IN_BSS)
  1512. *total_flags |= FIF_PROMISC_IN_BSS | FIF_OTHER_BSS;
  1513. /*
  1514. * Check if there is any work left for us.
  1515. */
  1516. if (rt2x00dev->packet_filter == *total_flags)
  1517. return;
  1518. rt2x00dev->packet_filter = *total_flags;
  1519. /*
  1520. * Start configuration steps.
  1521. * Note that the version error will always be dropped
  1522. * and broadcast frames will always be accepted since
  1523. * there is no filter for it at this time.
  1524. */
  1525. rt2x00pci_register_read(rt2x00dev, RXCSR0, &reg);
  1526. rt2x00_set_field32(&reg, RXCSR0_DROP_CRC,
  1527. !(*total_flags & FIF_FCSFAIL));
  1528. rt2x00_set_field32(&reg, RXCSR0_DROP_PHYSICAL,
  1529. !(*total_flags & FIF_PLCPFAIL));
  1530. rt2x00_set_field32(&reg, RXCSR0_DROP_CONTROL,
  1531. !(*total_flags & FIF_CONTROL));
  1532. rt2x00_set_field32(&reg, RXCSR0_DROP_NOT_TO_ME,
  1533. !(*total_flags & FIF_PROMISC_IN_BSS));
  1534. rt2x00_set_field32(&reg, RXCSR0_DROP_TODS,
  1535. !(*total_flags & FIF_PROMISC_IN_BSS));
  1536. rt2x00_set_field32(&reg, RXCSR0_DROP_VERSION_ERROR, 1);
  1537. rt2x00_set_field32(&reg, RXCSR0_DROP_MCAST,
  1538. !(*total_flags & FIF_ALLMULTI));
  1539. rt2x00_set_field32(&reg, RXCSR0_DROP_BCAST, 0);
  1540. rt2x00pci_register_write(rt2x00dev, RXCSR0, reg);
  1541. }
  1542. static int rt2500pci_set_retry_limit(struct ieee80211_hw *hw,
  1543. u32 short_retry, u32 long_retry)
  1544. {
  1545. struct rt2x00_dev *rt2x00dev = hw->priv;
  1546. u32 reg;
  1547. rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
  1548. rt2x00_set_field32(&reg, CSR11_LONG_RETRY, long_retry);
  1549. rt2x00_set_field32(&reg, CSR11_SHORT_RETRY, short_retry);
  1550. rt2x00pci_register_write(rt2x00dev, CSR11, reg);
  1551. return 0;
  1552. }
  1553. static u64 rt2500pci_get_tsf(struct ieee80211_hw *hw)
  1554. {
  1555. struct rt2x00_dev *rt2x00dev = hw->priv;
  1556. u64 tsf;
  1557. u32 reg;
  1558. rt2x00pci_register_read(rt2x00dev, CSR17, &reg);
  1559. tsf = (u64) rt2x00_get_field32(reg, CSR17_HIGH_TSFTIMER) << 32;
  1560. rt2x00pci_register_read(rt2x00dev, CSR16, &reg);
  1561. tsf |= rt2x00_get_field32(reg, CSR16_LOW_TSFTIMER);
  1562. return tsf;
  1563. }
  1564. static void rt2500pci_reset_tsf(struct ieee80211_hw *hw)
  1565. {
  1566. struct rt2x00_dev *rt2x00dev = hw->priv;
  1567. rt2x00pci_register_write(rt2x00dev, CSR16, 0);
  1568. rt2x00pci_register_write(rt2x00dev, CSR17, 0);
  1569. }
  1570. static int rt2500pci_tx_last_beacon(struct ieee80211_hw *hw)
  1571. {
  1572. struct rt2x00_dev *rt2x00dev = hw->priv;
  1573. u32 reg;
  1574. rt2x00pci_register_read(rt2x00dev, CSR15, &reg);
  1575. return rt2x00_get_field32(reg, CSR15_BEACON_SENT);
  1576. }
  1577. static const struct ieee80211_ops rt2500pci_mac80211_ops = {
  1578. .tx = rt2x00mac_tx,
  1579. .start = rt2x00mac_start,
  1580. .stop = rt2x00mac_stop,
  1581. .add_interface = rt2x00mac_add_interface,
  1582. .remove_interface = rt2x00mac_remove_interface,
  1583. .config = rt2x00mac_config,
  1584. .config_interface = rt2x00mac_config_interface,
  1585. .configure_filter = rt2500pci_configure_filter,
  1586. .get_stats = rt2x00mac_get_stats,
  1587. .set_retry_limit = rt2500pci_set_retry_limit,
  1588. .bss_info_changed = rt2x00mac_bss_info_changed,
  1589. .conf_tx = rt2x00mac_conf_tx,
  1590. .get_tx_stats = rt2x00mac_get_tx_stats,
  1591. .get_tsf = rt2500pci_get_tsf,
  1592. .reset_tsf = rt2500pci_reset_tsf,
  1593. .beacon_update = rt2x00pci_beacon_update,
  1594. .tx_last_beacon = rt2500pci_tx_last_beacon,
  1595. };
  1596. static const struct rt2x00lib_ops rt2500pci_rt2x00_ops = {
  1597. .irq_handler = rt2500pci_interrupt,
  1598. .probe_hw = rt2500pci_probe_hw,
  1599. .initialize = rt2x00pci_initialize,
  1600. .uninitialize = rt2x00pci_uninitialize,
  1601. .init_rxentry = rt2500pci_init_rxentry,
  1602. .init_txentry = rt2500pci_init_txentry,
  1603. .set_device_state = rt2500pci_set_device_state,
  1604. .rfkill_poll = rt2500pci_rfkill_poll,
  1605. .link_stats = rt2500pci_link_stats,
  1606. .reset_tuner = rt2500pci_reset_tuner,
  1607. .link_tuner = rt2500pci_link_tuner,
  1608. .write_tx_desc = rt2500pci_write_tx_desc,
  1609. .write_tx_data = rt2x00pci_write_tx_data,
  1610. .kick_tx_queue = rt2500pci_kick_tx_queue,
  1611. .fill_rxdone = rt2500pci_fill_rxdone,
  1612. .config_mac_addr = rt2500pci_config_mac_addr,
  1613. .config_bssid = rt2500pci_config_bssid,
  1614. .config_type = rt2500pci_config_type,
  1615. .config_preamble = rt2500pci_config_preamble,
  1616. .config = rt2500pci_config,
  1617. };
  1618. static const struct rt2x00_ops rt2500pci_ops = {
  1619. .name = KBUILD_MODNAME,
  1620. .rxd_size = RXD_DESC_SIZE,
  1621. .txd_size = TXD_DESC_SIZE,
  1622. .eeprom_size = EEPROM_SIZE,
  1623. .rf_size = RF_SIZE,
  1624. .lib = &rt2500pci_rt2x00_ops,
  1625. .hw = &rt2500pci_mac80211_ops,
  1626. #ifdef CONFIG_RT2X00_LIB_DEBUGFS
  1627. .debugfs = &rt2500pci_rt2x00debug,
  1628. #endif /* CONFIG_RT2X00_LIB_DEBUGFS */
  1629. };
  1630. /*
  1631. * RT2500pci module information.
  1632. */
  1633. static struct pci_device_id rt2500pci_device_table[] = {
  1634. { PCI_DEVICE(0x1814, 0x0201), PCI_DEVICE_DATA(&rt2500pci_ops) },
  1635. { 0, }
  1636. };
  1637. MODULE_AUTHOR(DRV_PROJECT);
  1638. MODULE_VERSION(DRV_VERSION);
  1639. MODULE_DESCRIPTION("Ralink RT2500 PCI & PCMCIA Wireless LAN driver.");
  1640. MODULE_SUPPORTED_DEVICE("Ralink RT2560 PCI & PCMCIA chipset based cards");
  1641. MODULE_DEVICE_TABLE(pci, rt2500pci_device_table);
  1642. MODULE_LICENSE("GPL");
  1643. static struct pci_driver rt2500pci_driver = {
  1644. .name = KBUILD_MODNAME,
  1645. .id_table = rt2500pci_device_table,
  1646. .probe = rt2x00pci_probe,
  1647. .remove = __devexit_p(rt2x00pci_remove),
  1648. .suspend = rt2x00pci_suspend,
  1649. .resume = rt2x00pci_resume,
  1650. };
  1651. static int __init rt2500pci_init(void)
  1652. {
  1653. return pci_register_driver(&rt2500pci_driver);
  1654. }
  1655. static void __exit rt2500pci_exit(void)
  1656. {
  1657. pci_unregister_driver(&rt2500pci_driver);
  1658. }
  1659. module_init(rt2500pci_init);
  1660. module_exit(rt2500pci_exit);