tc86c001.c 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263
  1. /*
  2. * Copyright (C) 2002 Toshiba Corporation
  3. * Copyright (C) 2005-2006 MontaVista Software, Inc. <source@mvista.com>
  4. *
  5. * This file is licensed under the terms of the GNU General Public
  6. * License version 2. This program is licensed "as is" without any
  7. * warranty of any kind, whether express or implied.
  8. */
  9. #include <linux/types.h>
  10. #include <linux/pci.h>
  11. #include <linux/ide.h>
  12. static void tc86c001_set_mode(ide_drive_t *drive, const u8 speed)
  13. {
  14. ide_hwif_t *hwif = HWIF(drive);
  15. unsigned long scr_port = hwif->config_data + (drive->dn ? 0x02 : 0x00);
  16. u16 mode, scr = inw(scr_port);
  17. switch (speed) {
  18. case XFER_UDMA_4: mode = 0x00c0; break;
  19. case XFER_UDMA_3: mode = 0x00b0; break;
  20. case XFER_UDMA_2: mode = 0x00a0; break;
  21. case XFER_UDMA_1: mode = 0x0090; break;
  22. case XFER_UDMA_0: mode = 0x0080; break;
  23. case XFER_MW_DMA_2: mode = 0x0070; break;
  24. case XFER_MW_DMA_1: mode = 0x0060; break;
  25. case XFER_MW_DMA_0: mode = 0x0050; break;
  26. case XFER_PIO_4: mode = 0x0400; break;
  27. case XFER_PIO_3: mode = 0x0300; break;
  28. case XFER_PIO_2: mode = 0x0200; break;
  29. case XFER_PIO_1: mode = 0x0100; break;
  30. case XFER_PIO_0:
  31. default: mode = 0x0000; break;
  32. }
  33. scr &= (speed < XFER_MW_DMA_0) ? 0xf8ff : 0xff0f;
  34. scr |= mode;
  35. outw(scr, scr_port);
  36. }
  37. static void tc86c001_set_pio_mode(ide_drive_t *drive, const u8 pio)
  38. {
  39. tc86c001_set_mode(drive, XFER_PIO_0 + pio);
  40. }
  41. /*
  42. * HACKITY HACK
  43. *
  44. * This is a workaround for the limitation 5 of the TC86C001 IDE controller:
  45. * if a DMA transfer terminates prematurely, the controller leaves the device's
  46. * interrupt request (INTRQ) pending and does not generate a PCI interrupt (or
  47. * set the interrupt bit in the DMA status register), thus no PCI interrupt
  48. * will occur until a DMA transfer has been successfully completed.
  49. *
  50. * We work around this by initiating dummy, zero-length DMA transfer on
  51. * a DMA timeout expiration. I found no better way to do this with the current
  52. * IDE core than to temporarily replace a higher level driver's timer expiry
  53. * handler with our own backing up to that handler in case our recovery fails.
  54. */
  55. static int tc86c001_timer_expiry(ide_drive_t *drive)
  56. {
  57. ide_hwif_t *hwif = HWIF(drive);
  58. ide_expiry_t *expiry = ide_get_hwifdata(hwif);
  59. ide_hwgroup_t *hwgroup = HWGROUP(drive);
  60. u8 dma_stat = inb(hwif->dma_status);
  61. /* Restore a higher level driver's expiry handler first. */
  62. hwgroup->expiry = expiry;
  63. if ((dma_stat & 5) == 1) { /* DMA active and no interrupt */
  64. unsigned long sc_base = hwif->config_data;
  65. unsigned long twcr_port = sc_base + (drive->dn ? 0x06 : 0x04);
  66. u8 dma_cmd = inb(hwif->dma_command);
  67. printk(KERN_WARNING "%s: DMA interrupt possibly stuck, "
  68. "attempting recovery...\n", drive->name);
  69. /* Stop DMA */
  70. outb(dma_cmd & ~0x01, hwif->dma_command);
  71. /* Setup the dummy DMA transfer */
  72. outw(0, sc_base + 0x0a); /* Sector Count */
  73. outw(0, twcr_port); /* Transfer Word Count 1 or 2 */
  74. /* Start the dummy DMA transfer */
  75. outb(0x00, hwif->dma_command); /* clear R_OR_WCTR for write */
  76. outb(0x01, hwif->dma_command); /* set START_STOPBM */
  77. /*
  78. * If an interrupt was pending, it should come thru shortly.
  79. * If not, a higher level driver's expiry handler should
  80. * eventually cause some kind of recovery from the DMA stall.
  81. */
  82. return WAIT_MIN_SLEEP;
  83. }
  84. /* Chain to the restored expiry handler if DMA wasn't active. */
  85. if (likely(expiry != NULL))
  86. return expiry(drive);
  87. /* If there was no handler, "emulate" that for ide_timer_expiry()... */
  88. return -1;
  89. }
  90. static void tc86c001_dma_start(ide_drive_t *drive)
  91. {
  92. ide_hwif_t *hwif = HWIF(drive);
  93. ide_hwgroup_t *hwgroup = HWGROUP(drive);
  94. unsigned long sc_base = hwif->config_data;
  95. unsigned long twcr_port = sc_base + (drive->dn ? 0x06 : 0x04);
  96. unsigned long nsectors = hwgroup->rq->nr_sectors;
  97. /*
  98. * We have to manually load the sector count and size into
  99. * the appropriate system control registers for DMA to work
  100. * with LBA48 and ATAPI devices...
  101. */
  102. outw(nsectors, sc_base + 0x0a); /* Sector Count */
  103. outw(SECTOR_SIZE / 2, twcr_port); /* Transfer Word Count 1/2 */
  104. /* Install our timeout expiry hook, saving the current handler... */
  105. ide_set_hwifdata(hwif, hwgroup->expiry);
  106. hwgroup->expiry = &tc86c001_timer_expiry;
  107. ide_dma_start(drive);
  108. }
  109. static int tc86c001_busproc(ide_drive_t *drive, int state)
  110. {
  111. ide_hwif_t *hwif = HWIF(drive);
  112. unsigned long sc_base = hwif->config_data;
  113. u16 scr1;
  114. /* System Control 1 Register bit 11 (ATA Hard Reset) read */
  115. scr1 = inw(sc_base + 0x00);
  116. switch (state) {
  117. case BUSSTATE_ON:
  118. if (!(scr1 & 0x0800))
  119. return 0;
  120. scr1 &= ~0x0800;
  121. hwif->drives[0].failures = hwif->drives[1].failures = 0;
  122. break;
  123. case BUSSTATE_OFF:
  124. if (scr1 & 0x0800)
  125. return 0;
  126. scr1 |= 0x0800;
  127. hwif->drives[0].failures = hwif->drives[0].max_failures + 1;
  128. hwif->drives[1].failures = hwif->drives[1].max_failures + 1;
  129. break;
  130. default:
  131. return -EINVAL;
  132. }
  133. /* System Control 1 Register bit 11 (ATA Hard Reset) write */
  134. outw(scr1, sc_base + 0x00);
  135. return 0;
  136. }
  137. static u8 __devinit tc86c001_cable_detect(ide_hwif_t *hwif)
  138. {
  139. struct pci_dev *dev = to_pci_dev(hwif->dev);
  140. unsigned long sc_base = pci_resource_start(dev, 5);
  141. u16 scr1 = inw(sc_base + 0x00);
  142. /*
  143. * System Control 1 Register bit 13 (PDIAGN):
  144. * 0=80-pin cable, 1=40-pin cable
  145. */
  146. return (scr1 & 0x2000) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
  147. }
  148. static void __devinit init_hwif_tc86c001(ide_hwif_t *hwif)
  149. {
  150. struct pci_dev *dev = to_pci_dev(hwif->dev);
  151. unsigned long sc_base = pci_resource_start(dev, 5);
  152. u16 scr1 = inw(sc_base + 0x00);
  153. /* System Control 1 Register bit 15 (Soft Reset) set */
  154. outw(scr1 | 0x8000, sc_base + 0x00);
  155. /* System Control 1 Register bit 14 (FIFO Reset) set */
  156. outw(scr1 | 0x4000, sc_base + 0x00);
  157. /* System Control 1 Register: reset clear */
  158. outw(scr1 & ~0xc000, sc_base + 0x00);
  159. /* Store the system control register base for convenience... */
  160. hwif->config_data = sc_base;
  161. hwif->set_pio_mode = &tc86c001_set_pio_mode;
  162. hwif->set_dma_mode = &tc86c001_set_mode;
  163. hwif->busproc = &tc86c001_busproc;
  164. hwif->cable_detect = tc86c001_cable_detect;
  165. if (!hwif->dma_base)
  166. return;
  167. /*
  168. * Sector Count Control Register bits 0 and 1 set:
  169. * software sets Sector Count Register for master and slave device
  170. */
  171. outw(0x0003, sc_base + 0x0c);
  172. /* Sector Count Register limit */
  173. hwif->rqsize = 0xffff;
  174. hwif->dma_start = &tc86c001_dma_start;
  175. }
  176. static unsigned int __devinit init_chipset_tc86c001(struct pci_dev *dev,
  177. const char *name)
  178. {
  179. int err = pci_request_region(dev, 5, name);
  180. if (err)
  181. printk(KERN_ERR "%s: system control regs already in use", name);
  182. return err;
  183. }
  184. static const struct ide_port_info tc86c001_chipset __devinitdata = {
  185. .name = "TC86C001",
  186. .init_chipset = init_chipset_tc86c001,
  187. .init_hwif = init_hwif_tc86c001,
  188. .host_flags = IDE_HFLAG_SINGLE | IDE_HFLAG_OFF_BOARD |
  189. IDE_HFLAG_ABUSE_SET_DMA_MODE,
  190. .pio_mask = ATA_PIO4,
  191. .mwdma_mask = ATA_MWDMA2,
  192. .udma_mask = ATA_UDMA4,
  193. };
  194. static int __devinit tc86c001_init_one(struct pci_dev *dev,
  195. const struct pci_device_id *id)
  196. {
  197. return ide_setup_pci_device(dev, &tc86c001_chipset);
  198. }
  199. static const struct pci_device_id tc86c001_pci_tbl[] = {
  200. { PCI_VDEVICE(TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_TC86C001_IDE), 0 },
  201. { 0, }
  202. };
  203. MODULE_DEVICE_TABLE(pci, tc86c001_pci_tbl);
  204. static struct pci_driver driver = {
  205. .name = "TC86C001",
  206. .id_table = tc86c001_pci_tbl,
  207. .probe = tc86c001_init_one
  208. };
  209. static int __init tc86c001_ide_init(void)
  210. {
  211. return ide_pci_register_driver(&driver);
  212. }
  213. module_init(tc86c001_ide_init);
  214. MODULE_AUTHOR("MontaVista Software, Inc. <source@mvista.com>");
  215. MODULE_DESCRIPTION("PCI driver module for TC86C001 IDE");
  216. MODULE_LICENSE("GPL");