bestcomm.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535
  1. /*
  2. * Driver for MPC52xx processor BestComm peripheral controller
  3. *
  4. *
  5. * Copyright (C) 2006-2007 Sylvain Munaut <tnt@246tNt.com>
  6. * Copyright (C) 2005 Varma Electronics Oy,
  7. * ( by Andrey Volkov <avolkov@varma-el.com> )
  8. * Copyright (C) 2003-2004 MontaVista, Software, Inc.
  9. * ( by Dale Farnsworth <dfarnsworth@mvista.com> )
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. */
  15. #include <linux/module.h>
  16. #include <linux/kernel.h>
  17. #include <linux/slab.h>
  18. #include <linux/of.h>
  19. #include <linux/of_device.h>
  20. #include <linux/of_platform.h>
  21. #include <asm/io.h>
  22. #include <asm/irq.h>
  23. #include <asm/mpc52xx.h>
  24. #include "sram.h"
  25. #include "bestcomm_priv.h"
  26. #include "bestcomm.h"
  27. #define DRIVER_NAME "bestcomm-core"
  28. /* MPC5200 device tree match tables */
  29. static struct of_device_id mpc52xx_sram_ids[] __devinitdata = {
  30. { .compatible = "fsl,mpc5200-sram", },
  31. { .compatible = "mpc5200-sram", },
  32. {}
  33. };
  34. struct bcom_engine *bcom_eng = NULL;
  35. EXPORT_SYMBOL_GPL(bcom_eng); /* needed for inline functions */
  36. /* ======================================================================== */
  37. /* Public and private API */
  38. /* ======================================================================== */
  39. /* Private API */
  40. struct bcom_task *
  41. bcom_task_alloc(int bd_count, int bd_size, int priv_size)
  42. {
  43. int i, tasknum = -1;
  44. struct bcom_task *tsk;
  45. /* Get and reserve a task num */
  46. spin_lock(&bcom_eng->lock);
  47. for (i=0; i<BCOM_MAX_TASKS; i++)
  48. if (!bcom_eng->tdt[i].stop) { /* we use stop as a marker */
  49. bcom_eng->tdt[i].stop = 0xfffffffful; /* dummy addr */
  50. tasknum = i;
  51. break;
  52. }
  53. spin_unlock(&bcom_eng->lock);
  54. if (tasknum < 0)
  55. return NULL;
  56. /* Allocate our structure */
  57. tsk = kzalloc(sizeof(struct bcom_task) + priv_size, GFP_KERNEL);
  58. if (!tsk)
  59. goto error;
  60. tsk->tasknum = tasknum;
  61. if (priv_size)
  62. tsk->priv = (void*)tsk + sizeof(struct bcom_task);
  63. /* Get IRQ of that task */
  64. tsk->irq = irq_of_parse_and_map(bcom_eng->ofnode, tsk->tasknum);
  65. if (tsk->irq == NO_IRQ)
  66. goto error;
  67. /* Init the BDs, if needed */
  68. if (bd_count) {
  69. tsk->cookie = kmalloc(sizeof(void*) * bd_count, GFP_KERNEL);
  70. if (!tsk->cookie)
  71. goto error;
  72. tsk->bd = bcom_sram_alloc(bd_count * bd_size, 4, &tsk->bd_pa);
  73. if (!tsk->bd)
  74. goto error;
  75. memset(tsk->bd, 0x00, bd_count * bd_size);
  76. tsk->num_bd = bd_count;
  77. tsk->bd_size = bd_size;
  78. }
  79. return tsk;
  80. error:
  81. if (tsk) {
  82. if (tsk->irq != NO_IRQ)
  83. irq_dispose_mapping(tsk->irq);
  84. bcom_sram_free(tsk->bd);
  85. kfree(tsk->cookie);
  86. kfree(tsk);
  87. }
  88. bcom_eng->tdt[tasknum].stop = 0;
  89. return NULL;
  90. }
  91. EXPORT_SYMBOL_GPL(bcom_task_alloc);
  92. void
  93. bcom_task_free(struct bcom_task *tsk)
  94. {
  95. /* Stop the task */
  96. bcom_disable_task(tsk->tasknum);
  97. /* Clear TDT */
  98. bcom_eng->tdt[tsk->tasknum].start = 0;
  99. bcom_eng->tdt[tsk->tasknum].stop = 0;
  100. /* Free everything */
  101. irq_dispose_mapping(tsk->irq);
  102. bcom_sram_free(tsk->bd);
  103. kfree(tsk->cookie);
  104. kfree(tsk);
  105. }
  106. EXPORT_SYMBOL_GPL(bcom_task_free);
  107. int
  108. bcom_load_image(int task, u32 *task_image)
  109. {
  110. struct bcom_task_header *hdr = (struct bcom_task_header *)task_image;
  111. struct bcom_tdt *tdt;
  112. u32 *desc, *var, *inc;
  113. u32 *desc_src, *var_src, *inc_src;
  114. /* Safety checks */
  115. if (hdr->magic != BCOM_TASK_MAGIC) {
  116. printk(KERN_ERR DRIVER_NAME
  117. ": Trying to load invalid microcode\n");
  118. return -EINVAL;
  119. }
  120. if ((task < 0) || (task >= BCOM_MAX_TASKS)) {
  121. printk(KERN_ERR DRIVER_NAME
  122. ": Trying to load invalid task %d\n", task);
  123. return -EINVAL;
  124. }
  125. /* Initial load or reload */
  126. tdt = &bcom_eng->tdt[task];
  127. if (tdt->start) {
  128. desc = bcom_task_desc(task);
  129. if (hdr->desc_size != bcom_task_num_descs(task)) {
  130. printk(KERN_ERR DRIVER_NAME
  131. ": Trying to reload wrong task image "
  132. "(%d size %d/%d)!\n",
  133. task,
  134. hdr->desc_size,
  135. bcom_task_num_descs(task));
  136. return -EINVAL;
  137. }
  138. } else {
  139. phys_addr_t start_pa;
  140. desc = bcom_sram_alloc(hdr->desc_size * sizeof(u32), 4, &start_pa);
  141. if (!desc)
  142. return -ENOMEM;
  143. tdt->start = start_pa;
  144. tdt->stop = start_pa + ((hdr->desc_size-1) * sizeof(u32));
  145. }
  146. var = bcom_task_var(task);
  147. inc = bcom_task_inc(task);
  148. /* Clear & copy */
  149. memset(var, 0x00, BCOM_VAR_SIZE);
  150. memset(inc, 0x00, BCOM_INC_SIZE);
  151. desc_src = (u32 *)(hdr + 1);
  152. var_src = desc_src + hdr->desc_size;
  153. inc_src = var_src + hdr->var_size;
  154. memcpy(desc, desc_src, hdr->desc_size * sizeof(u32));
  155. memcpy(var + hdr->first_var, var_src, hdr->var_size * sizeof(u32));
  156. memcpy(inc, inc_src, hdr->inc_size * sizeof(u32));
  157. return 0;
  158. }
  159. EXPORT_SYMBOL_GPL(bcom_load_image);
  160. void
  161. bcom_set_initiator(int task, int initiator)
  162. {
  163. int i;
  164. int num_descs;
  165. u32 *desc;
  166. int next_drd_has_initiator;
  167. bcom_set_tcr_initiator(task, initiator);
  168. /* Just setting tcr is apparently not enough due to some problem */
  169. /* with it. So we just go thru all the microcode and replace in */
  170. /* the DRD directly */
  171. desc = bcom_task_desc(task);
  172. next_drd_has_initiator = 1;
  173. num_descs = bcom_task_num_descs(task);
  174. for (i=0; i<num_descs; i++, desc++) {
  175. if (!bcom_desc_is_drd(*desc))
  176. continue;
  177. if (next_drd_has_initiator)
  178. if (bcom_desc_initiator(*desc) != BCOM_INITIATOR_ALWAYS)
  179. bcom_set_desc_initiator(desc, initiator);
  180. next_drd_has_initiator = !bcom_drd_is_extended(*desc);
  181. }
  182. }
  183. EXPORT_SYMBOL_GPL(bcom_set_initiator);
  184. /* Public API */
  185. void
  186. bcom_enable(struct bcom_task *tsk)
  187. {
  188. bcom_enable_task(tsk->tasknum);
  189. }
  190. EXPORT_SYMBOL_GPL(bcom_enable);
  191. void
  192. bcom_disable(struct bcom_task *tsk)
  193. {
  194. bcom_disable_task(tsk->tasknum);
  195. }
  196. EXPORT_SYMBOL_GPL(bcom_disable);
  197. /* ======================================================================== */
  198. /* Engine init/cleanup */
  199. /* ======================================================================== */
  200. /* Function Descriptor table */
  201. /* this will need to be updated if Freescale changes their task code FDT */
  202. static u32 fdt_ops[] = {
  203. 0xa0045670, /* FDT[48] - load_acc() */
  204. 0x80045670, /* FDT[49] - unload_acc() */
  205. 0x21800000, /* FDT[50] - and() */
  206. 0x21e00000, /* FDT[51] - or() */
  207. 0x21500000, /* FDT[52] - xor() */
  208. 0x21400000, /* FDT[53] - andn() */
  209. 0x21500000, /* FDT[54] - not() */
  210. 0x20400000, /* FDT[55] - add() */
  211. 0x20500000, /* FDT[56] - sub() */
  212. 0x20800000, /* FDT[57] - lsh() */
  213. 0x20a00000, /* FDT[58] - rsh() */
  214. 0xc0170000, /* FDT[59] - crc8() */
  215. 0xc0145670, /* FDT[60] - crc16() */
  216. 0xc0345670, /* FDT[61] - crc32() */
  217. 0xa0076540, /* FDT[62] - endian32() */
  218. 0xa0000760, /* FDT[63] - endian16() */
  219. };
  220. static int __devinit
  221. bcom_engine_init(void)
  222. {
  223. int task;
  224. phys_addr_t tdt_pa, ctx_pa, var_pa, fdt_pa;
  225. unsigned int tdt_size, ctx_size, var_size, fdt_size;
  226. u16 regval;
  227. /* Allocate & clear SRAM zones for FDT, TDTs, contexts and vars/incs */
  228. tdt_size = BCOM_MAX_TASKS * sizeof(struct bcom_tdt);
  229. ctx_size = BCOM_MAX_TASKS * BCOM_CTX_SIZE;
  230. var_size = BCOM_MAX_TASKS * (BCOM_VAR_SIZE + BCOM_INC_SIZE);
  231. fdt_size = BCOM_FDT_SIZE;
  232. bcom_eng->tdt = bcom_sram_alloc(tdt_size, sizeof(u32), &tdt_pa);
  233. bcom_eng->ctx = bcom_sram_alloc(ctx_size, BCOM_CTX_ALIGN, &ctx_pa);
  234. bcom_eng->var = bcom_sram_alloc(var_size, BCOM_VAR_ALIGN, &var_pa);
  235. bcom_eng->fdt = bcom_sram_alloc(fdt_size, BCOM_FDT_ALIGN, &fdt_pa);
  236. if (!bcom_eng->tdt || !bcom_eng->ctx || !bcom_eng->var || !bcom_eng->fdt) {
  237. printk(KERN_ERR "DMA: SRAM alloc failed in engine init !\n");
  238. bcom_sram_free(bcom_eng->tdt);
  239. bcom_sram_free(bcom_eng->ctx);
  240. bcom_sram_free(bcom_eng->var);
  241. bcom_sram_free(bcom_eng->fdt);
  242. return -ENOMEM;
  243. }
  244. memset(bcom_eng->tdt, 0x00, tdt_size);
  245. memset(bcom_eng->ctx, 0x00, ctx_size);
  246. memset(bcom_eng->var, 0x00, var_size);
  247. memset(bcom_eng->fdt, 0x00, fdt_size);
  248. /* Copy the FDT for the EU#3 */
  249. memcpy(&bcom_eng->fdt[48], fdt_ops, sizeof(fdt_ops));
  250. /* Initialize Task base structure */
  251. for (task=0; task<BCOM_MAX_TASKS; task++)
  252. {
  253. out_be16(&bcom_eng->regs->tcr[task], 0);
  254. out_8(&bcom_eng->regs->ipr[task], 0);
  255. bcom_eng->tdt[task].context = ctx_pa;
  256. bcom_eng->tdt[task].var = var_pa;
  257. bcom_eng->tdt[task].fdt = fdt_pa;
  258. var_pa += BCOM_VAR_SIZE + BCOM_INC_SIZE;
  259. ctx_pa += BCOM_CTX_SIZE;
  260. }
  261. out_be32(&bcom_eng->regs->taskBar, tdt_pa);
  262. /* Init 'always' initiator */
  263. out_8(&bcom_eng->regs->ipr[BCOM_INITIATOR_ALWAYS], BCOM_IPR_ALWAYS);
  264. /* Disable COMM Bus Prefetch on the original 5200; it's broken */
  265. if ((mfspr(SPRN_SVR) & MPC5200_SVR_MASK) == MPC5200_SVR) {
  266. regval = in_be16(&bcom_eng->regs->PtdCntrl);
  267. out_be16(&bcom_eng->regs->PtdCntrl, regval | 1);
  268. }
  269. /* Init lock */
  270. spin_lock_init(&bcom_eng->lock);
  271. return 0;
  272. }
  273. static void
  274. bcom_engine_cleanup(void)
  275. {
  276. int task;
  277. /* Stop all tasks */
  278. for (task=0; task<BCOM_MAX_TASKS; task++)
  279. {
  280. out_be16(&bcom_eng->regs->tcr[task], 0);
  281. out_8(&bcom_eng->regs->ipr[task], 0);
  282. }
  283. out_be32(&bcom_eng->regs->taskBar, 0ul);
  284. /* Release the SRAM zones */
  285. bcom_sram_free(bcom_eng->tdt);
  286. bcom_sram_free(bcom_eng->ctx);
  287. bcom_sram_free(bcom_eng->var);
  288. bcom_sram_free(bcom_eng->fdt);
  289. }
  290. /* ======================================================================== */
  291. /* OF platform driver */
  292. /* ======================================================================== */
  293. static int __devinit
  294. mpc52xx_bcom_probe(struct of_device *op, const struct of_device_id *match)
  295. {
  296. struct device_node *ofn_sram;
  297. struct resource res_bcom;
  298. int rv;
  299. /* Inform user we're ok so far */
  300. printk(KERN_INFO "DMA: MPC52xx BestComm driver\n");
  301. /* Get the bestcomm node */
  302. of_node_get(op->node);
  303. /* Prepare SRAM */
  304. ofn_sram = of_find_matching_node(NULL, mpc52xx_sram_ids);
  305. if (!ofn_sram) {
  306. printk(KERN_ERR DRIVER_NAME ": "
  307. "No SRAM found in device tree\n");
  308. rv = -ENODEV;
  309. goto error_ofput;
  310. }
  311. rv = bcom_sram_init(ofn_sram, DRIVER_NAME);
  312. of_node_put(ofn_sram);
  313. if (rv) {
  314. printk(KERN_ERR DRIVER_NAME ": "
  315. "Error in SRAM init\n");
  316. goto error_ofput;
  317. }
  318. /* Get a clean struct */
  319. bcom_eng = kzalloc(sizeof(struct bcom_engine), GFP_KERNEL);
  320. if (!bcom_eng) {
  321. printk(KERN_ERR DRIVER_NAME ": "
  322. "Can't allocate state structure\n");
  323. rv = -ENOMEM;
  324. goto error_sramclean;
  325. }
  326. /* Save the node */
  327. bcom_eng->ofnode = op->node;
  328. /* Get, reserve & map io */
  329. if (of_address_to_resource(op->node, 0, &res_bcom)) {
  330. printk(KERN_ERR DRIVER_NAME ": "
  331. "Can't get resource\n");
  332. rv = -EINVAL;
  333. goto error_sramclean;
  334. }
  335. if (!request_mem_region(res_bcom.start, sizeof(struct mpc52xx_sdma),
  336. DRIVER_NAME)) {
  337. printk(KERN_ERR DRIVER_NAME ": "
  338. "Can't request registers region\n");
  339. rv = -EBUSY;
  340. goto error_sramclean;
  341. }
  342. bcom_eng->regs_base = res_bcom.start;
  343. bcom_eng->regs = ioremap(res_bcom.start, sizeof(struct mpc52xx_sdma));
  344. if (!bcom_eng->regs) {
  345. printk(KERN_ERR DRIVER_NAME ": "
  346. "Can't map registers\n");
  347. rv = -ENOMEM;
  348. goto error_release;
  349. }
  350. /* Now, do the real init */
  351. rv = bcom_engine_init();
  352. if (rv)
  353. goto error_unmap;
  354. /* Done ! */
  355. printk(KERN_INFO "DMA: MPC52xx BestComm engine @%08lx ok !\n",
  356. bcom_eng->regs_base);
  357. return 0;
  358. /* Error path */
  359. error_unmap:
  360. iounmap(bcom_eng->regs);
  361. error_release:
  362. release_mem_region(res_bcom.start, sizeof(struct mpc52xx_sdma));
  363. error_sramclean:
  364. kfree(bcom_eng);
  365. bcom_sram_cleanup();
  366. error_ofput:
  367. of_node_put(op->node);
  368. printk(KERN_ERR "DMA: MPC52xx BestComm init failed !\n");
  369. return rv;
  370. }
  371. static int
  372. mpc52xx_bcom_remove(struct of_device *op)
  373. {
  374. /* Clean up the engine */
  375. bcom_engine_cleanup();
  376. /* Cleanup SRAM */
  377. bcom_sram_cleanup();
  378. /* Release regs */
  379. iounmap(bcom_eng->regs);
  380. release_mem_region(bcom_eng->regs_base, sizeof(struct mpc52xx_sdma));
  381. /* Release the node */
  382. of_node_put(bcom_eng->ofnode);
  383. /* Release memory */
  384. kfree(bcom_eng);
  385. bcom_eng = NULL;
  386. return 0;
  387. }
  388. static struct of_device_id mpc52xx_bcom_of_match[] = {
  389. { .type = "dma-controller", .compatible = "fsl,mpc5200-bestcomm", },
  390. { .type = "dma-controller", .compatible = "mpc5200-bestcomm", },
  391. {},
  392. };
  393. MODULE_DEVICE_TABLE(of, mpc52xx_bcom_of_match);
  394. static struct of_platform_driver mpc52xx_bcom_of_platform_driver = {
  395. .owner = THIS_MODULE,
  396. .name = DRIVER_NAME,
  397. .match_table = mpc52xx_bcom_of_match,
  398. .probe = mpc52xx_bcom_probe,
  399. .remove = mpc52xx_bcom_remove,
  400. .driver = {
  401. .name = DRIVER_NAME,
  402. .owner = THIS_MODULE,
  403. },
  404. };
  405. /* ======================================================================== */
  406. /* Module */
  407. /* ======================================================================== */
  408. static int __init
  409. mpc52xx_bcom_init(void)
  410. {
  411. return of_register_platform_driver(&mpc52xx_bcom_of_platform_driver);
  412. }
  413. static void __exit
  414. mpc52xx_bcom_exit(void)
  415. {
  416. of_unregister_platform_driver(&mpc52xx_bcom_of_platform_driver);
  417. }
  418. /* If we're not a module, we must make sure everything is setup before */
  419. /* anyone tries to use us ... that's why we use subsys_initcall instead */
  420. /* of module_init. */
  421. subsys_initcall(mpc52xx_bcom_init);
  422. module_exit(mpc52xx_bcom_exit);
  423. MODULE_DESCRIPTION("Freescale MPC52xx BestComm DMA");
  424. MODULE_AUTHOR("Sylvain Munaut <tnt@246tNt.com>");
  425. MODULE_AUTHOR("Andrey Volkov <avolkov@varma-el.com>");
  426. MODULE_AUTHOR("Dale Farnsworth <dfarnsworth@mvista.com>");
  427. MODULE_LICENSE("GPL v2");