pci_dlpar.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /*
  2. * PCI Dynamic LPAR, PCI Hot Plug and PCI EEH recovery code
  3. * for RPA-compliant PPC64 platform.
  4. * Copyright (C) 2003 Linda Xie <lxie@us.ibm.com>
  5. * Copyright (C) 2005 International Business Machines
  6. *
  7. * Updates, 2005, John Rose <johnrose@austin.ibm.com>
  8. * Updates, 2005, Linas Vepstas <linas@austin.ibm.com>
  9. *
  10. * All rights reserved.
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or (at
  15. * your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful, but
  18. * WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  20. * NON INFRINGEMENT. See the GNU General Public License for more
  21. * details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/pci.h>
  28. #include <asm/pci-bridge.h>
  29. #include <asm/ppc-pci.h>
  30. #include <asm/firmware.h>
  31. #include <asm/eeh.h>
  32. static struct pci_bus *
  33. find_bus_among_children(struct pci_bus *bus,
  34. struct device_node *dn)
  35. {
  36. struct pci_bus *child = NULL;
  37. struct list_head *tmp;
  38. struct device_node *busdn;
  39. busdn = pci_bus_to_OF_node(bus);
  40. if (busdn == dn)
  41. return bus;
  42. list_for_each(tmp, &bus->children) {
  43. child = find_bus_among_children(pci_bus_b(tmp), dn);
  44. if (child)
  45. break;
  46. };
  47. return child;
  48. }
  49. struct pci_bus *
  50. pcibios_find_pci_bus(struct device_node *dn)
  51. {
  52. struct pci_dn *pdn = dn->data;
  53. if (!pdn || !pdn->phb || !pdn->phb->bus)
  54. return NULL;
  55. return find_bus_among_children(pdn->phb->bus, dn);
  56. }
  57. EXPORT_SYMBOL_GPL(pcibios_find_pci_bus);
  58. /**
  59. * pcibios_remove_pci_devices - remove all devices under this bus
  60. *
  61. * Remove all of the PCI devices under this bus both from the
  62. * linux pci device tree, and from the powerpc EEH address cache.
  63. */
  64. void
  65. pcibios_remove_pci_devices(struct pci_bus *bus)
  66. {
  67. struct pci_dev *dev, *tmp;
  68. list_for_each_entry_safe(dev, tmp, &bus->devices, bus_list) {
  69. eeh_remove_bus_device(dev);
  70. pci_remove_bus_device(dev);
  71. }
  72. }
  73. EXPORT_SYMBOL_GPL(pcibios_remove_pci_devices);
  74. /* Must be called before pci_bus_add_devices */
  75. void
  76. pcibios_fixup_new_pci_devices(struct pci_bus *bus)
  77. {
  78. struct pci_dev *dev;
  79. list_for_each_entry(dev, &bus->devices, bus_list) {
  80. /*
  81. * Skip already-present devices (which are on the
  82. * global device list.)
  83. */
  84. if (list_empty(&dev->global_list)) {
  85. int i;
  86. /* Fill device archdata and setup iommu table */
  87. pcibios_setup_new_device(dev);
  88. pci_read_irq_line(dev);
  89. for (i = 0; i < PCI_NUM_RESOURCES; i++) {
  90. struct resource *r = &dev->resource[i];
  91. if (r->parent || !r->start || !r->flags)
  92. continue;
  93. pci_claim_resource(dev, i);
  94. }
  95. }
  96. }
  97. }
  98. EXPORT_SYMBOL_GPL(pcibios_fixup_new_pci_devices);
  99. static int
  100. pcibios_pci_config_bridge(struct pci_dev *dev)
  101. {
  102. u8 sec_busno;
  103. struct pci_bus *child_bus;
  104. /* Get busno of downstream bus */
  105. pci_read_config_byte(dev, PCI_SECONDARY_BUS, &sec_busno);
  106. /* Add to children of PCI bridge dev->bus */
  107. child_bus = pci_add_new_bus(dev->bus, dev, sec_busno);
  108. if (!child_bus) {
  109. printk (KERN_ERR "%s: could not add second bus\n", __FUNCTION__);
  110. return -EIO;
  111. }
  112. sprintf(child_bus->name, "PCI Bus #%02x", child_bus->number);
  113. pci_scan_child_bus(child_bus);
  114. /* Fixup new pci devices */
  115. pcibios_fixup_new_pci_devices(child_bus);
  116. /* Make the discovered devices available */
  117. pci_bus_add_devices(child_bus);
  118. eeh_add_device_tree_late(child_bus);
  119. return 0;
  120. }
  121. /**
  122. * pcibios_add_pci_devices - adds new pci devices to bus
  123. *
  124. * This routine will find and fixup new pci devices under
  125. * the indicated bus. This routine presumes that there
  126. * might already be some devices under this bridge, so
  127. * it carefully tries to add only new devices. (And that
  128. * is how this routine differs from other, similar pcibios
  129. * routines.)
  130. */
  131. void
  132. pcibios_add_pci_devices(struct pci_bus * bus)
  133. {
  134. int slotno, num, mode;
  135. struct pci_dev *dev;
  136. struct device_node *dn = pci_bus_to_OF_node(bus);
  137. eeh_add_device_tree_early(dn);
  138. mode = PCI_PROBE_NORMAL;
  139. if (ppc_md.pci_probe_mode)
  140. mode = ppc_md.pci_probe_mode(bus);
  141. if (mode == PCI_PROBE_DEVTREE) {
  142. /* use ofdt-based probe */
  143. of_scan_bus(dn, bus);
  144. if (!list_empty(&bus->devices)) {
  145. pcibios_fixup_new_pci_devices(bus);
  146. pci_bus_add_devices(bus);
  147. eeh_add_device_tree_late(bus);
  148. }
  149. } else if (mode == PCI_PROBE_NORMAL) {
  150. /* use legacy probe */
  151. slotno = PCI_SLOT(PCI_DN(dn->child)->devfn);
  152. num = pci_scan_slot(bus, PCI_DEVFN(slotno, 0));
  153. if (num) {
  154. pcibios_fixup_new_pci_devices(bus);
  155. pci_bus_add_devices(bus);
  156. eeh_add_device_tree_late(bus);
  157. }
  158. list_for_each_entry(dev, &bus->devices, bus_list)
  159. if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE)
  160. pcibios_pci_config_bridge(dev);
  161. }
  162. }
  163. EXPORT_SYMBOL_GPL(pcibios_add_pci_devices);
  164. struct pci_controller * __devinit init_phb_dynamic(struct device_node *dn)
  165. {
  166. struct pci_controller *phb;
  167. int primary;
  168. primary = list_empty(&hose_list);
  169. phb = pcibios_alloc_controller(dn);
  170. if (!phb)
  171. return NULL;
  172. rtas_setup_phb(phb);
  173. pci_process_bridge_OF_ranges(phb, dn, 0);
  174. pci_devs_phb_init_dynamic(phb);
  175. if (dn->child)
  176. eeh_add_device_tree_early(dn);
  177. scan_phb(phb);
  178. pcibios_fixup_new_pci_devices(phb->bus);
  179. pci_bus_add_devices(phb->bus);
  180. eeh_add_device_tree_late(phb->bus);
  181. return phb;
  182. }
  183. EXPORT_SYMBOL_GPL(init_phb_dynamic);