fw_common.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2010 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called LICENSE.
  20. *
  21. * Contact Information:
  22. * wlanfae <wlanfae@realtek.com>
  23. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  24. * Hsinchu 300, Taiwan.
  25. *
  26. * Larry Finger <Larry.Finger@lwfinger.net>
  27. *
  28. *****************************************************************************/
  29. #include <linux/firmware.h>
  30. #include "../wifi.h"
  31. #include "../pci.h"
  32. #include "../base.h"
  33. #include "../rtl8192ce/reg.h"
  34. #include "../rtl8192ce/def.h"
  35. #include "fw_common.h"
  36. static void _rtl92c_enable_fw_download(struct ieee80211_hw *hw, bool enable)
  37. {
  38. struct rtl_priv *rtlpriv = rtl_priv(hw);
  39. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  40. if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CU) {
  41. u32 value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  42. if (enable)
  43. value32 |= MCUFWDL_EN;
  44. else
  45. value32 &= ~MCUFWDL_EN;
  46. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  47. } else if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE) {
  48. u8 tmp;
  49. if (enable) {
  50. tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  51. rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1,
  52. tmp | 0x04);
  53. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  54. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp | 0x01);
  55. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL + 2);
  56. rtl_write_byte(rtlpriv, REG_MCUFWDL + 2, tmp & 0xf7);
  57. } else {
  58. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  59. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp & 0xfe);
  60. rtl_write_byte(rtlpriv, REG_MCUFWDL + 1, 0x00);
  61. }
  62. }
  63. }
  64. static void _rtl92c_fw_block_write(struct ieee80211_hw *hw,
  65. const u8 *buffer, u32 size)
  66. {
  67. struct rtl_priv *rtlpriv = rtl_priv(hw);
  68. u32 blockSize = sizeof(u32);
  69. u8 *bufferPtr = (u8 *) buffer;
  70. u32 *pu4BytePtr = (u32 *) buffer;
  71. u32 i, offset, blockCount, remainSize;
  72. blockCount = size / blockSize;
  73. remainSize = size % blockSize;
  74. for (i = 0; i < blockCount; i++) {
  75. offset = i * blockSize;
  76. rtl_write_dword(rtlpriv, (FW_8192C_START_ADDRESS + offset),
  77. *(pu4BytePtr + i));
  78. }
  79. if (remainSize) {
  80. offset = blockCount * blockSize;
  81. bufferPtr += offset;
  82. for (i = 0; i < remainSize; i++) {
  83. rtl_write_byte(rtlpriv, (FW_8192C_START_ADDRESS +
  84. offset + i), *(bufferPtr + i));
  85. }
  86. }
  87. }
  88. static void _rtl92c_fw_page_write(struct ieee80211_hw *hw,
  89. u32 page, const u8 *buffer, u32 size)
  90. {
  91. struct rtl_priv *rtlpriv = rtl_priv(hw);
  92. u8 value8;
  93. u8 u8page = (u8) (page & 0x07);
  94. value8 = (rtl_read_byte(rtlpriv, REG_MCUFWDL + 2) & 0xF8) | u8page;
  95. rtl_write_byte(rtlpriv, (REG_MCUFWDL + 2), value8);
  96. _rtl92c_fw_block_write(hw, buffer, size);
  97. }
  98. static void _rtl92c_fill_dummy(u8 *pfwbuf, u32 *pfwlen)
  99. {
  100. u32 fwlen = *pfwlen;
  101. u8 remain = (u8) (fwlen % 4);
  102. remain = (remain == 0) ? 0 : (4 - remain);
  103. while (remain > 0) {
  104. pfwbuf[fwlen] = 0;
  105. fwlen++;
  106. remain--;
  107. }
  108. *pfwlen = fwlen;
  109. }
  110. static void _rtl92c_write_fw(struct ieee80211_hw *hw,
  111. enum version_8192c version, u8 *buffer, u32 size)
  112. {
  113. struct rtl_priv *rtlpriv = rtl_priv(hw);
  114. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  115. u8 *bufferPtr = (u8 *) buffer;
  116. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE, ("FW size is %d bytes,\n", size));
  117. if (IS_CHIP_VER_B(version)) {
  118. u32 pageNums, remainSize;
  119. u32 page, offset;
  120. if (IS_HARDWARE_TYPE_8192CE(rtlhal))
  121. _rtl92c_fill_dummy(bufferPtr, &size);
  122. pageNums = size / FW_8192C_PAGE_SIZE;
  123. remainSize = size % FW_8192C_PAGE_SIZE;
  124. if (pageNums > 4) {
  125. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  126. ("Page numbers should not greater then 4\n"));
  127. }
  128. for (page = 0; page < pageNums; page++) {
  129. offset = page * FW_8192C_PAGE_SIZE;
  130. _rtl92c_fw_page_write(hw, page, (bufferPtr + offset),
  131. FW_8192C_PAGE_SIZE);
  132. }
  133. if (remainSize) {
  134. offset = pageNums * FW_8192C_PAGE_SIZE;
  135. page = pageNums;
  136. _rtl92c_fw_page_write(hw, page, (bufferPtr + offset),
  137. remainSize);
  138. }
  139. } else {
  140. _rtl92c_fw_block_write(hw, buffer, size);
  141. }
  142. }
  143. static int _rtl92c_fw_free_to_go(struct ieee80211_hw *hw)
  144. {
  145. struct rtl_priv *rtlpriv = rtl_priv(hw);
  146. int err = -EIO;
  147. u32 counter = 0;
  148. u32 value32;
  149. do {
  150. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  151. } while ((counter++ < FW_8192C_POLLING_TIMEOUT_COUNT) &&
  152. (!(value32 & FWDL_ChkSum_rpt)));
  153. if (counter >= FW_8192C_POLLING_TIMEOUT_COUNT) {
  154. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  155. ("chksum report faill ! REG_MCUFWDL:0x%08x .\n",
  156. value32));
  157. goto exit;
  158. }
  159. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  160. ("Checksum report OK ! REG_MCUFWDL:0x%08x .\n", value32));
  161. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  162. value32 |= MCUFWDL_RDY;
  163. value32 &= ~WINTINI_RDY;
  164. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  165. counter = 0;
  166. do {
  167. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  168. if (value32 & WINTINI_RDY) {
  169. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  170. ("Polling FW ready success!!"
  171. " REG_MCUFWDL:0x%08x .\n",
  172. value32));
  173. err = 0;
  174. goto exit;
  175. }
  176. mdelay(FW_8192C_POLLING_DELAY);
  177. } while (counter++ < FW_8192C_POLLING_TIMEOUT_COUNT);
  178. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  179. ("Polling FW ready fail!! REG_MCUFWDL:0x%08x .\n", value32));
  180. exit:
  181. return err;
  182. }
  183. int rtl92c_download_fw(struct ieee80211_hw *hw)
  184. {
  185. struct rtl_priv *rtlpriv = rtl_priv(hw);
  186. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  187. struct rtl92c_firmware_header *pfwheader;
  188. u8 *pfwdata;
  189. u32 fwsize;
  190. int err;
  191. enum version_8192c version = rtlhal->version;
  192. const struct firmware *firmware;
  193. printk(KERN_INFO "rtl8192cu: Loading firmware file %s\n",
  194. rtlpriv->cfg->fw_name);
  195. err = request_firmware(&firmware, rtlpriv->cfg->fw_name,
  196. rtlpriv->io.dev);
  197. if (err) {
  198. printk(KERN_ERR "rtl8192cu: Firmware loading failed\n");
  199. return 1;
  200. }
  201. if (firmware->size > 0x4000) {
  202. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  203. ("Firmware is too big!\n"));
  204. release_firmware(firmware);
  205. return 1;
  206. }
  207. memcpy(rtlhal->pfirmware, firmware->data, firmware->size);
  208. fwsize = firmware->size;
  209. release_firmware(firmware);
  210. pfwheader = (struct rtl92c_firmware_header *)rtlhal->pfirmware;
  211. pfwdata = (u8 *) rtlhal->pfirmware;
  212. if (IS_FW_HEADER_EXIST(pfwheader)) {
  213. RT_TRACE(rtlpriv, COMP_FW, DBG_DMESG,
  214. ("Firmware Version(%d), Signature(%#x),Size(%d)\n",
  215. pfwheader->version, pfwheader->signature,
  216. (uint)sizeof(struct rtl92c_firmware_header)));
  217. pfwdata = pfwdata + sizeof(struct rtl92c_firmware_header);
  218. fwsize = fwsize - sizeof(struct rtl92c_firmware_header);
  219. }
  220. _rtl92c_enable_fw_download(hw, true);
  221. _rtl92c_write_fw(hw, version, pfwdata, fwsize);
  222. _rtl92c_enable_fw_download(hw, false);
  223. err = _rtl92c_fw_free_to_go(hw);
  224. if (err) {
  225. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  226. ("Firmware is not ready to run!\n"));
  227. } else {
  228. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  229. ("Firmware is ready to run!\n"));
  230. }
  231. return 0;
  232. }
  233. EXPORT_SYMBOL(rtl92c_download_fw);
  234. static bool _rtl92c_check_fw_read_last_h2c(struct ieee80211_hw *hw, u8 boxnum)
  235. {
  236. struct rtl_priv *rtlpriv = rtl_priv(hw);
  237. u8 val_hmetfr, val_mcutst_1;
  238. bool result = false;
  239. val_hmetfr = rtl_read_byte(rtlpriv, REG_HMETFR);
  240. val_mcutst_1 = rtl_read_byte(rtlpriv, (REG_MCUTST_1 + boxnum));
  241. if (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)
  242. result = true;
  243. return result;
  244. }
  245. static void _rtl92c_fill_h2c_command(struct ieee80211_hw *hw,
  246. u8 element_id, u32 cmd_len, u8 *p_cmdbuffer)
  247. {
  248. struct rtl_priv *rtlpriv = rtl_priv(hw);
  249. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  250. u8 boxnum;
  251. u16 box_reg, box_extreg;
  252. u8 u1b_tmp;
  253. bool isfw_read = false;
  254. u8 buf_index;
  255. bool bwrite_sucess = false;
  256. u8 wait_h2c_limmit = 100;
  257. u8 wait_writeh2c_limmit = 100;
  258. u8 boxcontent[4], boxextcontent[2];
  259. u32 h2c_waitcounter = 0;
  260. unsigned long flag;
  261. u8 idx;
  262. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, ("come in\n"));
  263. while (true) {
  264. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  265. if (rtlhal->h2c_setinprogress) {
  266. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  267. ("H2C set in progress! Wait to set.."
  268. "element_id(%d).\n", element_id));
  269. while (rtlhal->h2c_setinprogress) {
  270. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock,
  271. flag);
  272. h2c_waitcounter++;
  273. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  274. ("Wait 100 us (%d times)...\n",
  275. h2c_waitcounter));
  276. udelay(100);
  277. if (h2c_waitcounter > 1000)
  278. return;
  279. spin_lock_irqsave(&rtlpriv->locks.h2c_lock,
  280. flag);
  281. }
  282. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  283. } else {
  284. rtlhal->h2c_setinprogress = true;
  285. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  286. break;
  287. }
  288. }
  289. while (!bwrite_sucess) {
  290. wait_writeh2c_limmit--;
  291. if (wait_writeh2c_limmit == 0) {
  292. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  293. ("Write H2C fail because no trigger "
  294. "for FW INT!\n"));
  295. break;
  296. }
  297. boxnum = rtlhal->last_hmeboxnum;
  298. switch (boxnum) {
  299. case 0:
  300. box_reg = REG_HMEBOX_0;
  301. box_extreg = REG_HMEBOX_EXT_0;
  302. break;
  303. case 1:
  304. box_reg = REG_HMEBOX_1;
  305. box_extreg = REG_HMEBOX_EXT_1;
  306. break;
  307. case 2:
  308. box_reg = REG_HMEBOX_2;
  309. box_extreg = REG_HMEBOX_EXT_2;
  310. break;
  311. case 3:
  312. box_reg = REG_HMEBOX_3;
  313. box_extreg = REG_HMEBOX_EXT_3;
  314. break;
  315. default:
  316. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  317. ("switch case not process\n"));
  318. break;
  319. }
  320. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  321. while (!isfw_read) {
  322. wait_h2c_limmit--;
  323. if (wait_h2c_limmit == 0) {
  324. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  325. ("Wating too long for FW read "
  326. "clear HMEBox(%d)!\n", boxnum));
  327. break;
  328. }
  329. udelay(10);
  330. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  331. u1b_tmp = rtl_read_byte(rtlpriv, 0x1BF);
  332. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  333. ("Wating for FW read clear HMEBox(%d)!!! "
  334. "0x1BF = %2x\n", boxnum, u1b_tmp));
  335. }
  336. if (!isfw_read) {
  337. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  338. ("Write H2C register BOX[%d] fail!!!!! "
  339. "Fw do not read.\n", boxnum));
  340. break;
  341. }
  342. memset(boxcontent, 0, sizeof(boxcontent));
  343. memset(boxextcontent, 0, sizeof(boxextcontent));
  344. boxcontent[0] = element_id;
  345. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  346. ("Write element_id box_reg(%4x) = %2x\n",
  347. box_reg, element_id));
  348. switch (cmd_len) {
  349. case 1:
  350. boxcontent[0] &= ~(BIT(7));
  351. memcpy((u8 *) (boxcontent) + 1,
  352. p_cmdbuffer + buf_index, 1);
  353. for (idx = 0; idx < 4; idx++) {
  354. rtl_write_byte(rtlpriv, box_reg + idx,
  355. boxcontent[idx]);
  356. }
  357. break;
  358. case 2:
  359. boxcontent[0] &= ~(BIT(7));
  360. memcpy((u8 *) (boxcontent) + 1,
  361. p_cmdbuffer + buf_index, 2);
  362. for (idx = 0; idx < 4; idx++) {
  363. rtl_write_byte(rtlpriv, box_reg + idx,
  364. boxcontent[idx]);
  365. }
  366. break;
  367. case 3:
  368. boxcontent[0] &= ~(BIT(7));
  369. memcpy((u8 *) (boxcontent) + 1,
  370. p_cmdbuffer + buf_index, 3);
  371. for (idx = 0; idx < 4; idx++) {
  372. rtl_write_byte(rtlpriv, box_reg + idx,
  373. boxcontent[idx]);
  374. }
  375. break;
  376. case 4:
  377. boxcontent[0] |= (BIT(7));
  378. memcpy((u8 *) (boxextcontent),
  379. p_cmdbuffer + buf_index, 2);
  380. memcpy((u8 *) (boxcontent) + 1,
  381. p_cmdbuffer + buf_index + 2, 2);
  382. for (idx = 0; idx < 2; idx++) {
  383. rtl_write_byte(rtlpriv, box_extreg + idx,
  384. boxextcontent[idx]);
  385. }
  386. for (idx = 0; idx < 4; idx++) {
  387. rtl_write_byte(rtlpriv, box_reg + idx,
  388. boxcontent[idx]);
  389. }
  390. break;
  391. case 5:
  392. boxcontent[0] |= (BIT(7));
  393. memcpy((u8 *) (boxextcontent),
  394. p_cmdbuffer + buf_index, 2);
  395. memcpy((u8 *) (boxcontent) + 1,
  396. p_cmdbuffer + buf_index + 2, 3);
  397. for (idx = 0; idx < 2; idx++) {
  398. rtl_write_byte(rtlpriv, box_extreg + idx,
  399. boxextcontent[idx]);
  400. }
  401. for (idx = 0; idx < 4; idx++) {
  402. rtl_write_byte(rtlpriv, box_reg + idx,
  403. boxcontent[idx]);
  404. }
  405. break;
  406. default:
  407. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  408. ("switch case not process\n"));
  409. break;
  410. }
  411. bwrite_sucess = true;
  412. rtlhal->last_hmeboxnum = boxnum + 1;
  413. if (rtlhal->last_hmeboxnum == 4)
  414. rtlhal->last_hmeboxnum = 0;
  415. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  416. ("pHalData->last_hmeboxnum = %d\n",
  417. rtlhal->last_hmeboxnum));
  418. }
  419. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  420. rtlhal->h2c_setinprogress = false;
  421. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  422. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, ("go out\n"));
  423. }
  424. void rtl92c_fill_h2c_cmd(struct ieee80211_hw *hw,
  425. u8 element_id, u32 cmd_len, u8 *p_cmdbuffer)
  426. {
  427. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  428. u32 tmp_cmdbuf[2];
  429. if (rtlhal->fw_ready == false) {
  430. RT_ASSERT(false, ("return H2C cmd because of Fw "
  431. "download fail!!!\n"));
  432. return;
  433. }
  434. memset(tmp_cmdbuf, 0, 8);
  435. memcpy(tmp_cmdbuf, p_cmdbuffer, cmd_len);
  436. _rtl92c_fill_h2c_command(hw, element_id, cmd_len, (u8 *)&tmp_cmdbuf);
  437. return;
  438. }
  439. EXPORT_SYMBOL(rtl92c_fill_h2c_cmd);
  440. void rtl92c_firmware_selfreset(struct ieee80211_hw *hw)
  441. {
  442. u8 u1b_tmp;
  443. u8 delay = 100;
  444. struct rtl_priv *rtlpriv = rtl_priv(hw);
  445. rtl_write_byte(rtlpriv, REG_HMETFR + 3, 0x20);
  446. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  447. while (u1b_tmp & BIT(2)) {
  448. delay--;
  449. if (delay == 0) {
  450. RT_ASSERT(false, ("8051 reset fail.\n"));
  451. break;
  452. }
  453. udelay(50);
  454. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  455. }
  456. }
  457. EXPORT_SYMBOL(rtl92c_firmware_selfreset);
  458. void rtl92c_set_fw_pwrmode_cmd(struct ieee80211_hw *hw, u8 mode)
  459. {
  460. struct rtl_priv *rtlpriv = rtl_priv(hw);
  461. u8 u1_h2c_set_pwrmode[3] = {0};
  462. struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
  463. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD, ("FW LPS mode = %d\n", mode));
  464. SET_H2CCMD_PWRMODE_PARM_MODE(u1_h2c_set_pwrmode, mode);
  465. SET_H2CCMD_PWRMODE_PARM_SMART_PS(u1_h2c_set_pwrmode, 1);
  466. SET_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(u1_h2c_set_pwrmode,
  467. ppsc->reg_max_lps_awakeintvl);
  468. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  469. "rtl92c_set_fw_rsvdpagepkt(): u1_h2c_set_pwrmode\n",
  470. u1_h2c_set_pwrmode, 3);
  471. rtl92c_fill_h2c_cmd(hw, H2C_SETPWRMODE, 3, u1_h2c_set_pwrmode);
  472. }
  473. EXPORT_SYMBOL(rtl92c_set_fw_pwrmode_cmd);
  474. #define BEACON_PG 0 /*->1*/
  475. #define PSPOLL_PG 2
  476. #define NULL_PG 3
  477. #define PROBERSP_PG 4 /*->5*/
  478. #define TOTAL_RESERVED_PKT_LEN 768
  479. static u8 reserved_page_packet[TOTAL_RESERVED_PKT_LEN] = {
  480. /* page 0 beacon */
  481. 0x80, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF,
  482. 0xFF, 0xFF, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  483. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x50, 0x08,
  484. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  485. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  486. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  487. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  488. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  489. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  490. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  491. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  492. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  493. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  494. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  495. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  496. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  497. /* page 1 beacon */
  498. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  499. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  500. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  501. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  502. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  503. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  504. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  505. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  506. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  507. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  508. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  509. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  510. 0x10, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x10, 0x00,
  511. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  512. 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  513. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  514. /* page 2 ps-poll */
  515. 0xA4, 0x10, 0x01, 0xC0, 0x00, 0x40, 0x10, 0x10,
  516. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  517. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  518. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  519. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  520. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  521. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  522. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  523. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  524. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  525. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  526. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  527. 0x18, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  528. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  529. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  530. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  531. /* page 3 null */
  532. 0x48, 0x01, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  533. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  534. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  535. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  536. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  537. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  538. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  539. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  540. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  541. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  542. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  543. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  544. 0x72, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  545. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  546. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  547. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  548. /* page 4 probe_resp */
  549. 0x50, 0x00, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  550. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  551. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  552. 0x9E, 0x46, 0x15, 0x32, 0x27, 0xF2, 0x2D, 0x00,
  553. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  554. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  555. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  556. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  557. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  558. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  559. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  560. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  561. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  562. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  563. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  564. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  565. /* page 5 probe_resp */
  566. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  567. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  568. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  569. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  570. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  571. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  572. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  573. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  574. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  575. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  576. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  577. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  578. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  579. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  580. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  581. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  582. };
  583. void rtl92c_set_fw_rsvdpagepkt(struct ieee80211_hw *hw, bool b_dl_finished)
  584. {
  585. struct rtl_priv *rtlpriv = rtl_priv(hw);
  586. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  587. struct sk_buff *skb = NULL;
  588. u32 totalpacketlen;
  589. bool rtstatus;
  590. u8 u1RsvdPageLoc[3] = {0};
  591. bool b_dlok = false;
  592. u8 *beacon;
  593. u8 *p_pspoll;
  594. u8 *nullfunc;
  595. u8 *p_probersp;
  596. /*---------------------------------------------------------
  597. (1) beacon
  598. ---------------------------------------------------------*/
  599. beacon = &reserved_page_packet[BEACON_PG * 128];
  600. SET_80211_HDR_ADDRESS2(beacon, mac->mac_addr);
  601. SET_80211_HDR_ADDRESS3(beacon, mac->bssid);
  602. /*-------------------------------------------------------
  603. (2) ps-poll
  604. --------------------------------------------------------*/
  605. p_pspoll = &reserved_page_packet[PSPOLL_PG * 128];
  606. SET_80211_PS_POLL_AID(p_pspoll, (mac->assoc_id | 0xc000));
  607. SET_80211_PS_POLL_BSSID(p_pspoll, mac->bssid);
  608. SET_80211_PS_POLL_TA(p_pspoll, mac->mac_addr);
  609. SET_H2CCMD_RSVDPAGE_LOC_PSPOLL(u1RsvdPageLoc, PSPOLL_PG);
  610. /*--------------------------------------------------------
  611. (3) null data
  612. ---------------------------------------------------------*/
  613. nullfunc = &reserved_page_packet[NULL_PG * 128];
  614. SET_80211_HDR_ADDRESS1(nullfunc, mac->bssid);
  615. SET_80211_HDR_ADDRESS2(nullfunc, mac->mac_addr);
  616. SET_80211_HDR_ADDRESS3(nullfunc, mac->bssid);
  617. SET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(u1RsvdPageLoc, NULL_PG);
  618. /*---------------------------------------------------------
  619. (4) probe response
  620. ----------------------------------------------------------*/
  621. p_probersp = &reserved_page_packet[PROBERSP_PG * 128];
  622. SET_80211_HDR_ADDRESS1(p_probersp, mac->bssid);
  623. SET_80211_HDR_ADDRESS2(p_probersp, mac->mac_addr);
  624. SET_80211_HDR_ADDRESS3(p_probersp, mac->bssid);
  625. SET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(u1RsvdPageLoc, PROBERSP_PG);
  626. totalpacketlen = TOTAL_RESERVED_PKT_LEN;
  627. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_LOUD,
  628. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  629. &reserved_page_packet[0], totalpacketlen);
  630. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  631. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  632. u1RsvdPageLoc, 3);
  633. skb = dev_alloc_skb(totalpacketlen);
  634. memcpy((u8 *) skb_put(skb, totalpacketlen),
  635. &reserved_page_packet, totalpacketlen);
  636. rtstatus = rtlpriv->cfg->ops->cmd_send_packet(hw, skb);
  637. if (rtstatus)
  638. b_dlok = true;
  639. if (b_dlok) {
  640. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  641. ("Set RSVD page location to Fw.\n"));
  642. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  643. "H2C_RSVDPAGE:\n",
  644. u1RsvdPageLoc, 3);
  645. rtl92c_fill_h2c_cmd(hw, H2C_RSVDPAGE,
  646. sizeof(u1RsvdPageLoc), u1RsvdPageLoc);
  647. } else
  648. RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
  649. ("Set RSVD page location to Fw FAIL!!!!!!.\n"));
  650. }
  651. EXPORT_SYMBOL(rtl92c_set_fw_rsvdpagepkt);
  652. void rtl92c_set_fw_joinbss_report_cmd(struct ieee80211_hw *hw, u8 mstatus)
  653. {
  654. u8 u1_joinbssrpt_parm[1] = {0};
  655. SET_H2CCMD_JOINBSSRPT_PARM_OPMODE(u1_joinbssrpt_parm, mstatus);
  656. rtl92c_fill_h2c_cmd(hw, H2C_JOINBSSRPT, 1, u1_joinbssrpt_parm);
  657. }
  658. EXPORT_SYMBOL(rtl92c_set_fw_joinbss_report_cmd);