main.c 55 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static u8 parse_mpdudensity(u8 mpdudensity)
  21. {
  22. /*
  23. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  24. * 0 for no restriction
  25. * 1 for 1/4 us
  26. * 2 for 1/2 us
  27. * 3 for 1 us
  28. * 4 for 2 us
  29. * 5 for 4 us
  30. * 6 for 8 us
  31. * 7 for 16 us
  32. */
  33. switch (mpdudensity) {
  34. case 0:
  35. return 0;
  36. case 1:
  37. case 2:
  38. case 3:
  39. /* Our lower layer calculations limit our precision to
  40. 1 microsecond */
  41. return 1;
  42. case 4:
  43. return 2;
  44. case 5:
  45. return 4;
  46. case 6:
  47. return 8;
  48. case 7:
  49. return 16;
  50. default:
  51. return 0;
  52. }
  53. }
  54. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  55. {
  56. bool pending = false;
  57. spin_lock_bh(&txq->axq_lock);
  58. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  59. pending = true;
  60. else if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  61. pending = !list_empty(&txq->txq_fifo_pending);
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. spin_unlock(&common->cc_lock);
  94. }
  95. unlock:
  96. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  97. }
  98. void ath9k_ps_restore(struct ath_softc *sc)
  99. {
  100. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  101. unsigned long flags;
  102. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  103. if (--sc->ps_usecount != 0)
  104. goto unlock;
  105. spin_lock(&common->cc_lock);
  106. ath_hw_cycle_counters_update(common);
  107. spin_unlock(&common->cc_lock);
  108. if (sc->ps_idle)
  109. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_FULL_SLEEP);
  110. else if (sc->ps_enabled &&
  111. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  112. PS_WAIT_FOR_CAB |
  113. PS_WAIT_FOR_PSPOLL_DATA |
  114. PS_WAIT_FOR_TX_ACK)))
  115. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_NETWORK_SLEEP);
  116. unlock:
  117. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  118. }
  119. static void ath_start_ani(struct ath_common *common)
  120. {
  121. struct ath_hw *ah = common->ah;
  122. unsigned long timestamp = jiffies_to_msecs(jiffies);
  123. struct ath_softc *sc = (struct ath_softc *) common->priv;
  124. if (!(sc->sc_flags & SC_OP_ANI_RUN))
  125. return;
  126. if (sc->sc_flags & SC_OP_OFFCHANNEL)
  127. return;
  128. common->ani.longcal_timer = timestamp;
  129. common->ani.shortcal_timer = timestamp;
  130. common->ani.checkani_timer = timestamp;
  131. mod_timer(&common->ani.timer,
  132. jiffies +
  133. msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  134. }
  135. static void ath_update_survey_nf(struct ath_softc *sc, int channel)
  136. {
  137. struct ath_hw *ah = sc->sc_ah;
  138. struct ath9k_channel *chan = &ah->channels[channel];
  139. struct survey_info *survey = &sc->survey[channel];
  140. if (chan->noisefloor) {
  141. survey->filled |= SURVEY_INFO_NOISE_DBM;
  142. survey->noise = chan->noisefloor;
  143. }
  144. }
  145. /*
  146. * Updates the survey statistics and returns the busy time since last
  147. * update in %, if the measurement duration was long enough for the
  148. * result to be useful, -1 otherwise.
  149. */
  150. static int ath_update_survey_stats(struct ath_softc *sc)
  151. {
  152. struct ath_hw *ah = sc->sc_ah;
  153. struct ath_common *common = ath9k_hw_common(ah);
  154. int pos = ah->curchan - &ah->channels[0];
  155. struct survey_info *survey = &sc->survey[pos];
  156. struct ath_cycle_counters *cc = &common->cc_survey;
  157. unsigned int div = common->clockrate * 1000;
  158. int ret = 0;
  159. if (!ah->curchan)
  160. return -1;
  161. if (ah->power_mode == ATH9K_PM_AWAKE)
  162. ath_hw_cycle_counters_update(common);
  163. if (cc->cycles > 0) {
  164. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  165. SURVEY_INFO_CHANNEL_TIME_BUSY |
  166. SURVEY_INFO_CHANNEL_TIME_RX |
  167. SURVEY_INFO_CHANNEL_TIME_TX;
  168. survey->channel_time += cc->cycles / div;
  169. survey->channel_time_busy += cc->rx_busy / div;
  170. survey->channel_time_rx += cc->rx_frame / div;
  171. survey->channel_time_tx += cc->tx_frame / div;
  172. }
  173. if (cc->cycles < div)
  174. return -1;
  175. if (cc->cycles > 0)
  176. ret = cc->rx_busy * 100 / cc->cycles;
  177. memset(cc, 0, sizeof(*cc));
  178. ath_update_survey_nf(sc, pos);
  179. return ret;
  180. }
  181. /*
  182. * Set/change channels. If the channel is really being changed, it's done
  183. * by reseting the chip. To accomplish this we must first cleanup any pending
  184. * DMA, then restart stuff.
  185. */
  186. int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  187. struct ath9k_channel *hchan)
  188. {
  189. struct ath_hw *ah = sc->sc_ah;
  190. struct ath_common *common = ath9k_hw_common(ah);
  191. struct ieee80211_conf *conf = &common->hw->conf;
  192. bool fastcc = true, stopped;
  193. struct ieee80211_channel *channel = hw->conf.channel;
  194. struct ath9k_hw_cal_data *caldata = NULL;
  195. int r;
  196. if (sc->sc_flags & SC_OP_INVALID)
  197. return -EIO;
  198. sc->hw_busy_count = 0;
  199. del_timer_sync(&common->ani.timer);
  200. cancel_work_sync(&sc->paprd_work);
  201. cancel_work_sync(&sc->hw_check_work);
  202. cancel_delayed_work_sync(&sc->tx_complete_work);
  203. cancel_delayed_work_sync(&sc->hw_pll_work);
  204. ath9k_ps_wakeup(sc);
  205. spin_lock_bh(&sc->sc_pcu_lock);
  206. /*
  207. * This is only performed if the channel settings have
  208. * actually changed.
  209. *
  210. * To switch channels clear any pending DMA operations;
  211. * wait long enough for the RX fifo to drain, reset the
  212. * hardware at the new frequency, and then re-enable
  213. * the relevant bits of the h/w.
  214. */
  215. ath9k_hw_disable_interrupts(ah);
  216. stopped = ath_drain_all_txq(sc, false);
  217. if (!ath_stoprecv(sc))
  218. stopped = false;
  219. if (!ath9k_hw_check_alive(ah))
  220. stopped = false;
  221. /* XXX: do not flush receive queue here. We don't want
  222. * to flush data frames already in queue because of
  223. * changing channel. */
  224. if (!stopped || !(sc->sc_flags & SC_OP_OFFCHANNEL))
  225. fastcc = false;
  226. if (!(sc->sc_flags & SC_OP_OFFCHANNEL))
  227. caldata = &sc->caldata;
  228. ath_dbg(common, ATH_DBG_CONFIG,
  229. "(%u MHz) -> (%u MHz), conf_is_ht40: %d fastcc: %d\n",
  230. sc->sc_ah->curchan->channel,
  231. channel->center_freq, conf_is_ht40(conf),
  232. fastcc);
  233. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  234. if (r) {
  235. ath_err(common,
  236. "Unable to reset channel (%u MHz), reset status %d\n",
  237. channel->center_freq, r);
  238. goto ps_restore;
  239. }
  240. if (ath_startrecv(sc) != 0) {
  241. ath_err(common, "Unable to restart recv logic\n");
  242. r = -EIO;
  243. goto ps_restore;
  244. }
  245. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  246. sc->config.txpowlimit, &sc->curtxpow);
  247. ath9k_hw_set_interrupts(ah, ah->imask);
  248. if (!(sc->sc_flags & (SC_OP_OFFCHANNEL))) {
  249. if (sc->sc_flags & SC_OP_BEACONS)
  250. ath_beacon_config(sc, NULL);
  251. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  252. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/2);
  253. ath_start_ani(common);
  254. }
  255. ps_restore:
  256. ieee80211_wake_queues(hw);
  257. spin_unlock_bh(&sc->sc_pcu_lock);
  258. ath9k_ps_restore(sc);
  259. return r;
  260. }
  261. static void ath_paprd_activate(struct ath_softc *sc)
  262. {
  263. struct ath_hw *ah = sc->sc_ah;
  264. struct ath9k_hw_cal_data *caldata = ah->caldata;
  265. struct ath_common *common = ath9k_hw_common(ah);
  266. int chain;
  267. if (!caldata || !caldata->paprd_done)
  268. return;
  269. ath9k_ps_wakeup(sc);
  270. ar9003_paprd_enable(ah, false);
  271. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  272. if (!(common->tx_chainmask & BIT(chain)))
  273. continue;
  274. ar9003_paprd_populate_single_table(ah, caldata, chain);
  275. }
  276. ar9003_paprd_enable(ah, true);
  277. ath9k_ps_restore(sc);
  278. }
  279. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  280. {
  281. struct ieee80211_hw *hw = sc->hw;
  282. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  283. struct ath_hw *ah = sc->sc_ah;
  284. struct ath_common *common = ath9k_hw_common(ah);
  285. struct ath_tx_control txctl;
  286. int time_left;
  287. memset(&txctl, 0, sizeof(txctl));
  288. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  289. memset(tx_info, 0, sizeof(*tx_info));
  290. tx_info->band = hw->conf.channel->band;
  291. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  292. tx_info->control.rates[0].idx = 0;
  293. tx_info->control.rates[0].count = 1;
  294. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  295. tx_info->control.rates[1].idx = -1;
  296. init_completion(&sc->paprd_complete);
  297. txctl.paprd = BIT(chain);
  298. if (ath_tx_start(hw, skb, &txctl) != 0) {
  299. ath_dbg(common, ATH_DBG_XMIT, "PAPRD TX failed\n");
  300. dev_kfree_skb_any(skb);
  301. return false;
  302. }
  303. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  304. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  305. if (!time_left)
  306. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CALIBRATE,
  307. "Timeout waiting for paprd training on TX chain %d\n",
  308. chain);
  309. return !!time_left;
  310. }
  311. void ath_paprd_calibrate(struct work_struct *work)
  312. {
  313. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  314. struct ieee80211_hw *hw = sc->hw;
  315. struct ath_hw *ah = sc->sc_ah;
  316. struct ieee80211_hdr *hdr;
  317. struct sk_buff *skb = NULL;
  318. struct ath9k_hw_cal_data *caldata = ah->caldata;
  319. struct ath_common *common = ath9k_hw_common(ah);
  320. int ftype;
  321. int chain_ok = 0;
  322. int chain;
  323. int len = 1800;
  324. if (!caldata)
  325. return;
  326. if (ar9003_paprd_init_table(ah) < 0)
  327. return;
  328. skb = alloc_skb(len, GFP_KERNEL);
  329. if (!skb)
  330. return;
  331. skb_put(skb, len);
  332. memset(skb->data, 0, len);
  333. hdr = (struct ieee80211_hdr *)skb->data;
  334. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  335. hdr->frame_control = cpu_to_le16(ftype);
  336. hdr->duration_id = cpu_to_le16(10);
  337. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  338. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  339. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  340. ath9k_ps_wakeup(sc);
  341. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  342. if (!(common->tx_chainmask & BIT(chain)))
  343. continue;
  344. chain_ok = 0;
  345. ath_dbg(common, ATH_DBG_CALIBRATE,
  346. "Sending PAPRD frame for thermal measurement "
  347. "on chain %d\n", chain);
  348. if (!ath_paprd_send_frame(sc, skb, chain))
  349. goto fail_paprd;
  350. ar9003_paprd_setup_gain_table(ah, chain);
  351. ath_dbg(common, ATH_DBG_CALIBRATE,
  352. "Sending PAPRD training frame on chain %d\n", chain);
  353. if (!ath_paprd_send_frame(sc, skb, chain))
  354. goto fail_paprd;
  355. if (!ar9003_paprd_is_done(ah))
  356. break;
  357. if (ar9003_paprd_create_curve(ah, caldata, chain) != 0)
  358. break;
  359. chain_ok = 1;
  360. }
  361. kfree_skb(skb);
  362. if (chain_ok) {
  363. caldata->paprd_done = true;
  364. ath_paprd_activate(sc);
  365. }
  366. fail_paprd:
  367. ath9k_ps_restore(sc);
  368. }
  369. /*
  370. * This routine performs the periodic noise floor calibration function
  371. * that is used to adjust and optimize the chip performance. This
  372. * takes environmental changes (location, temperature) into account.
  373. * When the task is complete, it reschedules itself depending on the
  374. * appropriate interval that was calculated.
  375. */
  376. void ath_ani_calibrate(unsigned long data)
  377. {
  378. struct ath_softc *sc = (struct ath_softc *)data;
  379. struct ath_hw *ah = sc->sc_ah;
  380. struct ath_common *common = ath9k_hw_common(ah);
  381. bool longcal = false;
  382. bool shortcal = false;
  383. bool aniflag = false;
  384. unsigned int timestamp = jiffies_to_msecs(jiffies);
  385. u32 cal_interval, short_cal_interval, long_cal_interval;
  386. unsigned long flags;
  387. if (ah->caldata && ah->caldata->nfcal_interference)
  388. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  389. else
  390. long_cal_interval = ATH_LONG_CALINTERVAL;
  391. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  392. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  393. /* Only calibrate if awake */
  394. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  395. goto set_timer;
  396. ath9k_ps_wakeup(sc);
  397. /* Long calibration runs independently of short calibration. */
  398. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  399. longcal = true;
  400. ath_dbg(common, ATH_DBG_ANI, "longcal @%lu\n", jiffies);
  401. common->ani.longcal_timer = timestamp;
  402. }
  403. /* Short calibration applies only while caldone is false */
  404. if (!common->ani.caldone) {
  405. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  406. shortcal = true;
  407. ath_dbg(common, ATH_DBG_ANI,
  408. "shortcal @%lu\n", jiffies);
  409. common->ani.shortcal_timer = timestamp;
  410. common->ani.resetcal_timer = timestamp;
  411. }
  412. } else {
  413. if ((timestamp - common->ani.resetcal_timer) >=
  414. ATH_RESTART_CALINTERVAL) {
  415. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  416. if (common->ani.caldone)
  417. common->ani.resetcal_timer = timestamp;
  418. }
  419. }
  420. /* Verify whether we must check ANI */
  421. if ((timestamp - common->ani.checkani_timer) >=
  422. ah->config.ani_poll_interval) {
  423. aniflag = true;
  424. common->ani.checkani_timer = timestamp;
  425. }
  426. /* Skip all processing if there's nothing to do. */
  427. if (longcal || shortcal || aniflag) {
  428. /* Call ANI routine if necessary */
  429. if (aniflag) {
  430. spin_lock_irqsave(&common->cc_lock, flags);
  431. ath9k_hw_ani_monitor(ah, ah->curchan);
  432. ath_update_survey_stats(sc);
  433. spin_unlock_irqrestore(&common->cc_lock, flags);
  434. }
  435. /* Perform calibration if necessary */
  436. if (longcal || shortcal) {
  437. common->ani.caldone =
  438. ath9k_hw_calibrate(ah,
  439. ah->curchan,
  440. common->rx_chainmask,
  441. longcal);
  442. }
  443. }
  444. ath9k_ps_restore(sc);
  445. set_timer:
  446. /*
  447. * Set timer interval based on previous results.
  448. * The interval must be the shortest necessary to satisfy ANI,
  449. * short calibration and long calibration.
  450. */
  451. cal_interval = ATH_LONG_CALINTERVAL;
  452. if (sc->sc_ah->config.enable_ani)
  453. cal_interval = min(cal_interval,
  454. (u32)ah->config.ani_poll_interval);
  455. if (!common->ani.caldone)
  456. cal_interval = min(cal_interval, (u32)short_cal_interval);
  457. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  458. if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
  459. if (!ah->caldata->paprd_done)
  460. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  461. else if (!ah->paprd_table_write_done)
  462. ath_paprd_activate(sc);
  463. }
  464. }
  465. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta)
  466. {
  467. struct ath_node *an;
  468. struct ath_hw *ah = sc->sc_ah;
  469. an = (struct ath_node *)sta->drv_priv;
  470. #ifdef CONFIG_ATH9K_DEBUGFS
  471. spin_lock(&sc->nodes_lock);
  472. list_add(&an->list, &sc->nodes);
  473. spin_unlock(&sc->nodes_lock);
  474. an->sta = sta;
  475. #endif
  476. if ((ah->caps.hw_caps) & ATH9K_HW_CAP_APM)
  477. sc->sc_flags |= SC_OP_ENABLE_APM;
  478. if (sc->sc_flags & SC_OP_TXAGGR) {
  479. ath_tx_node_init(sc, an);
  480. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  481. sta->ht_cap.ampdu_factor);
  482. an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
  483. }
  484. }
  485. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  486. {
  487. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  488. #ifdef CONFIG_ATH9K_DEBUGFS
  489. spin_lock(&sc->nodes_lock);
  490. list_del(&an->list);
  491. spin_unlock(&sc->nodes_lock);
  492. an->sta = NULL;
  493. #endif
  494. if (sc->sc_flags & SC_OP_TXAGGR)
  495. ath_tx_node_cleanup(sc, an);
  496. }
  497. void ath_hw_check(struct work_struct *work)
  498. {
  499. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  500. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  501. unsigned long flags;
  502. int busy;
  503. ath9k_ps_wakeup(sc);
  504. if (ath9k_hw_check_alive(sc->sc_ah))
  505. goto out;
  506. spin_lock_irqsave(&common->cc_lock, flags);
  507. busy = ath_update_survey_stats(sc);
  508. spin_unlock_irqrestore(&common->cc_lock, flags);
  509. ath_dbg(common, ATH_DBG_RESET, "Possible baseband hang, "
  510. "busy=%d (try %d)\n", busy, sc->hw_busy_count + 1);
  511. if (busy >= 99) {
  512. if (++sc->hw_busy_count >= 3)
  513. ath_reset(sc, true);
  514. } else if (busy >= 0)
  515. sc->hw_busy_count = 0;
  516. out:
  517. ath9k_ps_restore(sc);
  518. }
  519. void ath9k_tasklet(unsigned long data)
  520. {
  521. struct ath_softc *sc = (struct ath_softc *)data;
  522. struct ath_hw *ah = sc->sc_ah;
  523. struct ath_common *common = ath9k_hw_common(ah);
  524. u32 status = sc->intrstatus;
  525. u32 rxmask;
  526. if (status & ATH9K_INT_FATAL) {
  527. ath_reset(sc, true);
  528. return;
  529. }
  530. ath9k_ps_wakeup(sc);
  531. spin_lock(&sc->sc_pcu_lock);
  532. /*
  533. * Only run the baseband hang check if beacons stop working in AP or
  534. * IBSS mode, because it has a high false positive rate. For station
  535. * mode it should not be necessary, since the upper layers will detect
  536. * this through a beacon miss automatically and the following channel
  537. * change will trigger a hardware reset anyway
  538. */
  539. if (ath9k_hw_numtxpending(ah, sc->beacon.beaconq) != 0 &&
  540. !ath9k_hw_check_alive(ah))
  541. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  542. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  543. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  544. ATH9K_INT_RXORN);
  545. else
  546. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  547. if (status & rxmask) {
  548. /* Check for high priority Rx first */
  549. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  550. (status & ATH9K_INT_RXHP))
  551. ath_rx_tasklet(sc, 0, true);
  552. ath_rx_tasklet(sc, 0, false);
  553. }
  554. if (status & ATH9K_INT_TX) {
  555. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  556. ath_tx_edma_tasklet(sc);
  557. else
  558. ath_tx_tasklet(sc);
  559. }
  560. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  561. /*
  562. * TSF sync does not look correct; remain awake to sync with
  563. * the next Beacon.
  564. */
  565. ath_dbg(common, ATH_DBG_PS,
  566. "TSFOOR - Sync with next Beacon\n");
  567. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  568. }
  569. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  570. if (status & ATH9K_INT_GENTIMER)
  571. ath_gen_timer_isr(sc->sc_ah);
  572. /* re-enable hardware interrupt */
  573. ath9k_hw_enable_interrupts(ah);
  574. spin_unlock(&sc->sc_pcu_lock);
  575. ath9k_ps_restore(sc);
  576. }
  577. irqreturn_t ath_isr(int irq, void *dev)
  578. {
  579. #define SCHED_INTR ( \
  580. ATH9K_INT_FATAL | \
  581. ATH9K_INT_RXORN | \
  582. ATH9K_INT_RXEOL | \
  583. ATH9K_INT_RX | \
  584. ATH9K_INT_RXLP | \
  585. ATH9K_INT_RXHP | \
  586. ATH9K_INT_TX | \
  587. ATH9K_INT_BMISS | \
  588. ATH9K_INT_CST | \
  589. ATH9K_INT_TSFOOR | \
  590. ATH9K_INT_GENTIMER)
  591. struct ath_softc *sc = dev;
  592. struct ath_hw *ah = sc->sc_ah;
  593. struct ath_common *common = ath9k_hw_common(ah);
  594. enum ath9k_int status;
  595. bool sched = false;
  596. /*
  597. * The hardware is not ready/present, don't
  598. * touch anything. Note this can happen early
  599. * on if the IRQ is shared.
  600. */
  601. if (sc->sc_flags & SC_OP_INVALID)
  602. return IRQ_NONE;
  603. /* shared irq, not for us */
  604. if (!ath9k_hw_intrpend(ah))
  605. return IRQ_NONE;
  606. /*
  607. * Figure out the reason(s) for the interrupt. Note
  608. * that the hal returns a pseudo-ISR that may include
  609. * bits we haven't explicitly enabled so we mask the
  610. * value to insure we only process bits we requested.
  611. */
  612. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  613. status &= ah->imask; /* discard unasked-for bits */
  614. /*
  615. * If there are no status bits set, then this interrupt was not
  616. * for me (should have been caught above).
  617. */
  618. if (!status)
  619. return IRQ_NONE;
  620. /* Cache the status */
  621. sc->intrstatus = status;
  622. if (status & SCHED_INTR)
  623. sched = true;
  624. /*
  625. * If a FATAL or RXORN interrupt is received, we have to reset the
  626. * chip immediately.
  627. */
  628. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  629. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  630. goto chip_reset;
  631. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  632. (status & ATH9K_INT_BB_WATCHDOG)) {
  633. spin_lock(&common->cc_lock);
  634. ath_hw_cycle_counters_update(common);
  635. ar9003_hw_bb_watchdog_dbg_info(ah);
  636. spin_unlock(&common->cc_lock);
  637. goto chip_reset;
  638. }
  639. if (status & ATH9K_INT_SWBA)
  640. tasklet_schedule(&sc->bcon_tasklet);
  641. if (status & ATH9K_INT_TXURN)
  642. ath9k_hw_updatetxtriglevel(ah, true);
  643. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) {
  644. if (status & ATH9K_INT_RXEOL) {
  645. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  646. ath9k_hw_set_interrupts(ah, ah->imask);
  647. }
  648. }
  649. if (status & ATH9K_INT_MIB) {
  650. /*
  651. * Disable interrupts until we service the MIB
  652. * interrupt; otherwise it will continue to
  653. * fire.
  654. */
  655. ath9k_hw_disable_interrupts(ah);
  656. /*
  657. * Let the hal handle the event. We assume
  658. * it will clear whatever condition caused
  659. * the interrupt.
  660. */
  661. spin_lock(&common->cc_lock);
  662. ath9k_hw_proc_mib_event(ah);
  663. spin_unlock(&common->cc_lock);
  664. ath9k_hw_enable_interrupts(ah);
  665. }
  666. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  667. if (status & ATH9K_INT_TIM_TIMER) {
  668. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  669. goto chip_reset;
  670. /* Clear RxAbort bit so that we can
  671. * receive frames */
  672. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  673. ath9k_hw_setrxabort(sc->sc_ah, 0);
  674. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  675. }
  676. chip_reset:
  677. ath_debug_stat_interrupt(sc, status);
  678. if (sched) {
  679. /* turn off every interrupt */
  680. ath9k_hw_disable_interrupts(ah);
  681. tasklet_schedule(&sc->intr_tq);
  682. }
  683. return IRQ_HANDLED;
  684. #undef SCHED_INTR
  685. }
  686. static void ath9k_bss_assoc_info(struct ath_softc *sc,
  687. struct ieee80211_hw *hw,
  688. struct ieee80211_vif *vif,
  689. struct ieee80211_bss_conf *bss_conf)
  690. {
  691. struct ath_hw *ah = sc->sc_ah;
  692. struct ath_common *common = ath9k_hw_common(ah);
  693. if (bss_conf->assoc) {
  694. ath_dbg(common, ATH_DBG_CONFIG,
  695. "Bss Info ASSOC %d, bssid: %pM\n",
  696. bss_conf->aid, common->curbssid);
  697. /* New association, store aid */
  698. common->curaid = bss_conf->aid;
  699. ath9k_hw_write_associd(ah);
  700. /*
  701. * Request a re-configuration of Beacon related timers
  702. * on the receipt of the first Beacon frame (i.e.,
  703. * after time sync with the AP).
  704. */
  705. sc->ps_flags |= PS_BEACON_SYNC;
  706. /* Configure the beacon */
  707. ath_beacon_config(sc, vif);
  708. /* Reset rssi stats */
  709. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  710. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  711. sc->sc_flags |= SC_OP_ANI_RUN;
  712. ath_start_ani(common);
  713. } else {
  714. ath_dbg(common, ATH_DBG_CONFIG, "Bss Info DISASSOC\n");
  715. common->curaid = 0;
  716. /* Stop ANI */
  717. sc->sc_flags &= ~SC_OP_ANI_RUN;
  718. del_timer_sync(&common->ani.timer);
  719. }
  720. }
  721. void ath_radio_enable(struct ath_softc *sc, struct ieee80211_hw *hw)
  722. {
  723. struct ath_hw *ah = sc->sc_ah;
  724. struct ath_common *common = ath9k_hw_common(ah);
  725. struct ieee80211_channel *channel = hw->conf.channel;
  726. int r;
  727. ath9k_ps_wakeup(sc);
  728. spin_lock_bh(&sc->sc_pcu_lock);
  729. ath9k_hw_configpcipowersave(ah, 0, 0);
  730. if (!ah->curchan)
  731. ah->curchan = ath9k_cmn_get_curchannel(sc->hw, ah);
  732. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  733. if (r) {
  734. ath_err(common,
  735. "Unable to reset channel (%u MHz), reset status %d\n",
  736. channel->center_freq, r);
  737. }
  738. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  739. sc->config.txpowlimit, &sc->curtxpow);
  740. if (ath_startrecv(sc) != 0) {
  741. ath_err(common, "Unable to restart recv logic\n");
  742. goto out;
  743. }
  744. if (sc->sc_flags & SC_OP_BEACONS)
  745. ath_beacon_config(sc, NULL); /* restart beacons */
  746. /* Re-Enable interrupts */
  747. ath9k_hw_set_interrupts(ah, ah->imask);
  748. /* Enable LED */
  749. ath9k_hw_cfg_output(ah, ah->led_pin,
  750. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  751. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  752. ieee80211_wake_queues(hw);
  753. ieee80211_queue_delayed_work(hw, &sc->hw_pll_work, HZ/2);
  754. out:
  755. spin_unlock_bh(&sc->sc_pcu_lock);
  756. ath9k_ps_restore(sc);
  757. }
  758. void ath_radio_disable(struct ath_softc *sc, struct ieee80211_hw *hw)
  759. {
  760. struct ath_hw *ah = sc->sc_ah;
  761. struct ieee80211_channel *channel = hw->conf.channel;
  762. int r;
  763. ath9k_ps_wakeup(sc);
  764. cancel_delayed_work_sync(&sc->hw_pll_work);
  765. spin_lock_bh(&sc->sc_pcu_lock);
  766. ieee80211_stop_queues(hw);
  767. /*
  768. * Keep the LED on when the radio is disabled
  769. * during idle unassociated state.
  770. */
  771. if (!sc->ps_idle) {
  772. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  773. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  774. }
  775. /* Disable interrupts */
  776. ath9k_hw_disable_interrupts(ah);
  777. ath_drain_all_txq(sc, false); /* clear pending tx frames */
  778. ath_stoprecv(sc); /* turn off frame recv */
  779. ath_flushrecv(sc); /* flush recv queue */
  780. if (!ah->curchan)
  781. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  782. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  783. if (r) {
  784. ath_err(ath9k_hw_common(sc->sc_ah),
  785. "Unable to reset channel (%u MHz), reset status %d\n",
  786. channel->center_freq, r);
  787. }
  788. ath9k_hw_phy_disable(ah);
  789. ath9k_hw_configpcipowersave(ah, 1, 1);
  790. spin_unlock_bh(&sc->sc_pcu_lock);
  791. ath9k_ps_restore(sc);
  792. }
  793. int ath_reset(struct ath_softc *sc, bool retry_tx)
  794. {
  795. struct ath_hw *ah = sc->sc_ah;
  796. struct ath_common *common = ath9k_hw_common(ah);
  797. struct ieee80211_hw *hw = sc->hw;
  798. int r;
  799. sc->hw_busy_count = 0;
  800. /* Stop ANI */
  801. del_timer_sync(&common->ani.timer);
  802. ath9k_ps_wakeup(sc);
  803. spin_lock_bh(&sc->sc_pcu_lock);
  804. ieee80211_stop_queues(hw);
  805. ath9k_hw_disable_interrupts(ah);
  806. ath_drain_all_txq(sc, retry_tx);
  807. ath_stoprecv(sc);
  808. ath_flushrecv(sc);
  809. r = ath9k_hw_reset(ah, sc->sc_ah->curchan, ah->caldata, false);
  810. if (r)
  811. ath_err(common,
  812. "Unable to reset hardware; reset status %d\n", r);
  813. if (ath_startrecv(sc) != 0)
  814. ath_err(common, "Unable to start recv logic\n");
  815. /*
  816. * We may be doing a reset in response to a request
  817. * that changes the channel so update any state that
  818. * might change as a result.
  819. */
  820. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  821. sc->config.txpowlimit, &sc->curtxpow);
  822. if ((sc->sc_flags & SC_OP_BEACONS) || !(sc->sc_flags & (SC_OP_OFFCHANNEL)))
  823. ath_beacon_config(sc, NULL); /* restart beacons */
  824. ath9k_hw_set_interrupts(ah, ah->imask);
  825. if (retry_tx) {
  826. int i;
  827. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  828. if (ATH_TXQ_SETUP(sc, i)) {
  829. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  830. ath_txq_schedule(sc, &sc->tx.txq[i]);
  831. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  832. }
  833. }
  834. }
  835. ieee80211_wake_queues(hw);
  836. spin_unlock_bh(&sc->sc_pcu_lock);
  837. /* Start ANI */
  838. ath_start_ani(common);
  839. ath9k_ps_restore(sc);
  840. return r;
  841. }
  842. /**********************/
  843. /* mac80211 callbacks */
  844. /**********************/
  845. static int ath9k_start(struct ieee80211_hw *hw)
  846. {
  847. struct ath_softc *sc = hw->priv;
  848. struct ath_hw *ah = sc->sc_ah;
  849. struct ath_common *common = ath9k_hw_common(ah);
  850. struct ieee80211_channel *curchan = hw->conf.channel;
  851. struct ath9k_channel *init_channel;
  852. int r;
  853. ath_dbg(common, ATH_DBG_CONFIG,
  854. "Starting driver with initial channel: %d MHz\n",
  855. curchan->center_freq);
  856. mutex_lock(&sc->mutex);
  857. /* setup initial channel */
  858. sc->chan_idx = curchan->hw_value;
  859. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  860. /* Reset SERDES registers */
  861. ath9k_hw_configpcipowersave(ah, 0, 0);
  862. /*
  863. * The basic interface to setting the hardware in a good
  864. * state is ``reset''. On return the hardware is known to
  865. * be powered up and with interrupts disabled. This must
  866. * be followed by initialization of the appropriate bits
  867. * and then setup of the interrupt mask.
  868. */
  869. spin_lock_bh(&sc->sc_pcu_lock);
  870. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  871. if (r) {
  872. ath_err(common,
  873. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  874. r, curchan->center_freq);
  875. spin_unlock_bh(&sc->sc_pcu_lock);
  876. goto mutex_unlock;
  877. }
  878. /*
  879. * This is needed only to setup initial state
  880. * but it's best done after a reset.
  881. */
  882. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  883. sc->config.txpowlimit, &sc->curtxpow);
  884. /*
  885. * Setup the hardware after reset:
  886. * The receive engine is set going.
  887. * Frame transmit is handled entirely
  888. * in the frame output path; there's nothing to do
  889. * here except setup the interrupt mask.
  890. */
  891. if (ath_startrecv(sc) != 0) {
  892. ath_err(common, "Unable to start recv logic\n");
  893. r = -EIO;
  894. spin_unlock_bh(&sc->sc_pcu_lock);
  895. goto mutex_unlock;
  896. }
  897. spin_unlock_bh(&sc->sc_pcu_lock);
  898. /* Setup our intr mask. */
  899. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  900. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  901. ATH9K_INT_GLOBAL;
  902. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  903. ah->imask |= ATH9K_INT_RXHP |
  904. ATH9K_INT_RXLP |
  905. ATH9K_INT_BB_WATCHDOG;
  906. else
  907. ah->imask |= ATH9K_INT_RX;
  908. ah->imask |= ATH9K_INT_GTT;
  909. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  910. ah->imask |= ATH9K_INT_CST;
  911. sc->sc_flags &= ~SC_OP_INVALID;
  912. sc->sc_ah->is_monitoring = false;
  913. /* Disable BMISS interrupt when we're not associated */
  914. ah->imask &= ~(ATH9K_INT_SWBA | ATH9K_INT_BMISS);
  915. ath9k_hw_set_interrupts(ah, ah->imask);
  916. ieee80211_wake_queues(hw);
  917. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  918. if ((ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) &&
  919. !ah->btcoex_hw.enabled) {
  920. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  921. AR_STOMP_LOW_WLAN_WGHT);
  922. ath9k_hw_btcoex_enable(ah);
  923. if (common->bus_ops->bt_coex_prep)
  924. common->bus_ops->bt_coex_prep(common);
  925. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  926. ath9k_btcoex_timer_resume(sc);
  927. }
  928. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  929. common->bus_ops->extn_synch_en(common);
  930. mutex_unlock:
  931. mutex_unlock(&sc->mutex);
  932. return r;
  933. }
  934. static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  935. {
  936. struct ath_softc *sc = hw->priv;
  937. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  938. struct ath_tx_control txctl;
  939. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  940. if (sc->ps_enabled) {
  941. /*
  942. * mac80211 does not set PM field for normal data frames, so we
  943. * need to update that based on the current PS mode.
  944. */
  945. if (ieee80211_is_data(hdr->frame_control) &&
  946. !ieee80211_is_nullfunc(hdr->frame_control) &&
  947. !ieee80211_has_pm(hdr->frame_control)) {
  948. ath_dbg(common, ATH_DBG_PS,
  949. "Add PM=1 for a TX frame while in PS mode\n");
  950. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  951. }
  952. }
  953. if (unlikely(sc->sc_ah->power_mode != ATH9K_PM_AWAKE)) {
  954. /*
  955. * We are using PS-Poll and mac80211 can request TX while in
  956. * power save mode. Need to wake up hardware for the TX to be
  957. * completed and if needed, also for RX of buffered frames.
  958. */
  959. ath9k_ps_wakeup(sc);
  960. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  961. ath9k_hw_setrxabort(sc->sc_ah, 0);
  962. if (ieee80211_is_pspoll(hdr->frame_control)) {
  963. ath_dbg(common, ATH_DBG_PS,
  964. "Sending PS-Poll to pick a buffered frame\n");
  965. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  966. } else {
  967. ath_dbg(common, ATH_DBG_PS,
  968. "Wake up to complete TX\n");
  969. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  970. }
  971. /*
  972. * The actual restore operation will happen only after
  973. * the sc_flags bit is cleared. We are just dropping
  974. * the ps_usecount here.
  975. */
  976. ath9k_ps_restore(sc);
  977. }
  978. memset(&txctl, 0, sizeof(struct ath_tx_control));
  979. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  980. ath_dbg(common, ATH_DBG_XMIT, "transmitting packet, skb: %p\n", skb);
  981. if (ath_tx_start(hw, skb, &txctl) != 0) {
  982. ath_dbg(common, ATH_DBG_XMIT, "TX failed\n");
  983. goto exit;
  984. }
  985. return;
  986. exit:
  987. dev_kfree_skb_any(skb);
  988. }
  989. static void ath9k_stop(struct ieee80211_hw *hw)
  990. {
  991. struct ath_softc *sc = hw->priv;
  992. struct ath_hw *ah = sc->sc_ah;
  993. struct ath_common *common = ath9k_hw_common(ah);
  994. mutex_lock(&sc->mutex);
  995. cancel_delayed_work_sync(&sc->tx_complete_work);
  996. cancel_delayed_work_sync(&sc->hw_pll_work);
  997. cancel_work_sync(&sc->paprd_work);
  998. cancel_work_sync(&sc->hw_check_work);
  999. if (sc->sc_flags & SC_OP_INVALID) {
  1000. ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
  1001. mutex_unlock(&sc->mutex);
  1002. return;
  1003. }
  1004. /* Ensure HW is awake when we try to shut it down. */
  1005. ath9k_ps_wakeup(sc);
  1006. if (ah->btcoex_hw.enabled) {
  1007. ath9k_hw_btcoex_disable(ah);
  1008. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  1009. ath9k_btcoex_timer_pause(sc);
  1010. }
  1011. spin_lock_bh(&sc->sc_pcu_lock);
  1012. /* prevent tasklets to enable interrupts once we disable them */
  1013. ah->imask &= ~ATH9K_INT_GLOBAL;
  1014. /* make sure h/w will not generate any interrupt
  1015. * before setting the invalid flag. */
  1016. ath9k_hw_disable_interrupts(ah);
  1017. if (!(sc->sc_flags & SC_OP_INVALID)) {
  1018. ath_drain_all_txq(sc, false);
  1019. ath_stoprecv(sc);
  1020. ath9k_hw_phy_disable(ah);
  1021. } else
  1022. sc->rx.rxlink = NULL;
  1023. if (sc->rx.frag) {
  1024. dev_kfree_skb_any(sc->rx.frag);
  1025. sc->rx.frag = NULL;
  1026. }
  1027. /* disable HAL and put h/w to sleep */
  1028. ath9k_hw_disable(ah);
  1029. ath9k_hw_configpcipowersave(ah, 1, 1);
  1030. spin_unlock_bh(&sc->sc_pcu_lock);
  1031. /* we can now sync irq and kill any running tasklets, since we already
  1032. * disabled interrupts and not holding a spin lock */
  1033. synchronize_irq(sc->irq);
  1034. tasklet_kill(&sc->intr_tq);
  1035. tasklet_kill(&sc->bcon_tasklet);
  1036. ath9k_ps_restore(sc);
  1037. sc->ps_idle = true;
  1038. ath_radio_disable(sc, hw);
  1039. sc->sc_flags |= SC_OP_INVALID;
  1040. mutex_unlock(&sc->mutex);
  1041. ath_dbg(common, ATH_DBG_CONFIG, "Driver halt\n");
  1042. }
  1043. bool ath9k_uses_beacons(int type)
  1044. {
  1045. switch (type) {
  1046. case NL80211_IFTYPE_AP:
  1047. case NL80211_IFTYPE_ADHOC:
  1048. case NL80211_IFTYPE_MESH_POINT:
  1049. return true;
  1050. default:
  1051. return false;
  1052. }
  1053. }
  1054. static void ath9k_reclaim_beacon(struct ath_softc *sc,
  1055. struct ieee80211_vif *vif)
  1056. {
  1057. struct ath_vif *avp = (void *)vif->drv_priv;
  1058. ath9k_set_beaconing_status(sc, false);
  1059. ath_beacon_return(sc, avp);
  1060. ath9k_set_beaconing_status(sc, true);
  1061. sc->sc_flags &= ~SC_OP_BEACONS;
  1062. }
  1063. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1064. {
  1065. struct ath9k_vif_iter_data *iter_data = data;
  1066. int i;
  1067. if (iter_data->hw_macaddr)
  1068. for (i = 0; i < ETH_ALEN; i++)
  1069. iter_data->mask[i] &=
  1070. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  1071. switch (vif->type) {
  1072. case NL80211_IFTYPE_AP:
  1073. iter_data->naps++;
  1074. break;
  1075. case NL80211_IFTYPE_STATION:
  1076. iter_data->nstations++;
  1077. break;
  1078. case NL80211_IFTYPE_ADHOC:
  1079. iter_data->nadhocs++;
  1080. break;
  1081. case NL80211_IFTYPE_MESH_POINT:
  1082. iter_data->nmeshes++;
  1083. break;
  1084. case NL80211_IFTYPE_WDS:
  1085. iter_data->nwds++;
  1086. break;
  1087. default:
  1088. iter_data->nothers++;
  1089. break;
  1090. }
  1091. }
  1092. /* Called with sc->mutex held. */
  1093. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  1094. struct ieee80211_vif *vif,
  1095. struct ath9k_vif_iter_data *iter_data)
  1096. {
  1097. struct ath_softc *sc = hw->priv;
  1098. struct ath_hw *ah = sc->sc_ah;
  1099. struct ath_common *common = ath9k_hw_common(ah);
  1100. /*
  1101. * Use the hardware MAC address as reference, the hardware uses it
  1102. * together with the BSSID mask when matching addresses.
  1103. */
  1104. memset(iter_data, 0, sizeof(*iter_data));
  1105. iter_data->hw_macaddr = common->macaddr;
  1106. memset(&iter_data->mask, 0xff, ETH_ALEN);
  1107. if (vif)
  1108. ath9k_vif_iter(iter_data, vif->addr, vif);
  1109. /* Get list of all active MAC addresses */
  1110. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  1111. iter_data);
  1112. }
  1113. /* Called with sc->mutex held. */
  1114. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  1115. struct ieee80211_vif *vif)
  1116. {
  1117. struct ath_softc *sc = hw->priv;
  1118. struct ath_hw *ah = sc->sc_ah;
  1119. struct ath_common *common = ath9k_hw_common(ah);
  1120. struct ath9k_vif_iter_data iter_data;
  1121. ath9k_calculate_iter_data(hw, vif, &iter_data);
  1122. ath9k_ps_wakeup(sc);
  1123. /* Set BSSID mask. */
  1124. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  1125. ath_hw_setbssidmask(common);
  1126. /* Set op-mode & TSF */
  1127. if (iter_data.naps > 0) {
  1128. ath9k_hw_set_tsfadjust(ah, 1);
  1129. sc->sc_flags |= SC_OP_TSF_RESET;
  1130. ah->opmode = NL80211_IFTYPE_AP;
  1131. } else {
  1132. ath9k_hw_set_tsfadjust(ah, 0);
  1133. sc->sc_flags &= ~SC_OP_TSF_RESET;
  1134. if (iter_data.nwds + iter_data.nmeshes)
  1135. ah->opmode = NL80211_IFTYPE_AP;
  1136. else if (iter_data.nadhocs)
  1137. ah->opmode = NL80211_IFTYPE_ADHOC;
  1138. else
  1139. ah->opmode = NL80211_IFTYPE_STATION;
  1140. }
  1141. /*
  1142. * Enable MIB interrupts when there are hardware phy counters.
  1143. */
  1144. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
  1145. if (ah->config.enable_ani)
  1146. ah->imask |= ATH9K_INT_MIB;
  1147. ah->imask |= ATH9K_INT_TSFOOR;
  1148. } else {
  1149. ah->imask &= ~ATH9K_INT_MIB;
  1150. ah->imask &= ~ATH9K_INT_TSFOOR;
  1151. }
  1152. ath9k_hw_set_interrupts(ah, ah->imask);
  1153. ath9k_ps_restore(sc);
  1154. /* Set up ANI */
  1155. if ((iter_data.naps + iter_data.nadhocs) > 0) {
  1156. sc->sc_flags |= SC_OP_ANI_RUN;
  1157. ath_start_ani(common);
  1158. } else {
  1159. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1160. del_timer_sync(&common->ani.timer);
  1161. }
  1162. }
  1163. /* Called with sc->mutex held, vif counts set up properly. */
  1164. static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
  1165. struct ieee80211_vif *vif)
  1166. {
  1167. struct ath_softc *sc = hw->priv;
  1168. ath9k_calculate_summary_state(hw, vif);
  1169. if (ath9k_uses_beacons(vif->type)) {
  1170. int error;
  1171. /* This may fail because upper levels do not have beacons
  1172. * properly configured yet. That's OK, we assume it
  1173. * will be properly configured and then we will be notified
  1174. * in the info_changed method and set up beacons properly
  1175. * there.
  1176. */
  1177. ath9k_set_beaconing_status(sc, false);
  1178. error = ath_beacon_alloc(sc, vif);
  1179. if (!error)
  1180. ath_beacon_config(sc, vif);
  1181. ath9k_set_beaconing_status(sc, true);
  1182. }
  1183. }
  1184. static int ath9k_add_interface(struct ieee80211_hw *hw,
  1185. struct ieee80211_vif *vif)
  1186. {
  1187. struct ath_softc *sc = hw->priv;
  1188. struct ath_hw *ah = sc->sc_ah;
  1189. struct ath_common *common = ath9k_hw_common(ah);
  1190. struct ath_vif *avp = (void *)vif->drv_priv;
  1191. int ret = 0;
  1192. mutex_lock(&sc->mutex);
  1193. switch (vif->type) {
  1194. case NL80211_IFTYPE_STATION:
  1195. case NL80211_IFTYPE_WDS:
  1196. case NL80211_IFTYPE_ADHOC:
  1197. case NL80211_IFTYPE_AP:
  1198. case NL80211_IFTYPE_MESH_POINT:
  1199. break;
  1200. default:
  1201. ath_err(common, "Interface type %d not yet supported\n",
  1202. vif->type);
  1203. ret = -EOPNOTSUPP;
  1204. goto out;
  1205. }
  1206. if (ath9k_uses_beacons(vif->type)) {
  1207. if (sc->nbcnvifs >= ATH_BCBUF) {
  1208. ath_err(common, "Not enough beacon buffers when adding"
  1209. " new interface of type: %i\n",
  1210. vif->type);
  1211. ret = -ENOBUFS;
  1212. goto out;
  1213. }
  1214. }
  1215. if ((vif->type == NL80211_IFTYPE_ADHOC) &&
  1216. sc->nvifs > 0) {
  1217. ath_err(common, "Cannot create ADHOC interface when other"
  1218. " interfaces already exist.\n");
  1219. ret = -EINVAL;
  1220. goto out;
  1221. }
  1222. ath_dbg(common, ATH_DBG_CONFIG,
  1223. "Attach a VIF of type: %d\n", vif->type);
  1224. /* Set the VIF opmode */
  1225. avp->av_opmode = vif->type;
  1226. avp->av_bslot = -1;
  1227. sc->nvifs++;
  1228. ath9k_do_vif_add_setup(hw, vif);
  1229. out:
  1230. mutex_unlock(&sc->mutex);
  1231. return ret;
  1232. }
  1233. static int ath9k_change_interface(struct ieee80211_hw *hw,
  1234. struct ieee80211_vif *vif,
  1235. enum nl80211_iftype new_type,
  1236. bool p2p)
  1237. {
  1238. struct ath_softc *sc = hw->priv;
  1239. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1240. int ret = 0;
  1241. ath_dbg(common, ATH_DBG_CONFIG, "Change Interface\n");
  1242. mutex_lock(&sc->mutex);
  1243. /* See if new interface type is valid. */
  1244. if ((new_type == NL80211_IFTYPE_ADHOC) &&
  1245. (sc->nvifs > 1)) {
  1246. ath_err(common, "When using ADHOC, it must be the only"
  1247. " interface.\n");
  1248. ret = -EINVAL;
  1249. goto out;
  1250. }
  1251. if (ath9k_uses_beacons(new_type) &&
  1252. !ath9k_uses_beacons(vif->type)) {
  1253. if (sc->nbcnvifs >= ATH_BCBUF) {
  1254. ath_err(common, "No beacon slot available\n");
  1255. ret = -ENOBUFS;
  1256. goto out;
  1257. }
  1258. }
  1259. /* Clean up old vif stuff */
  1260. if (ath9k_uses_beacons(vif->type))
  1261. ath9k_reclaim_beacon(sc, vif);
  1262. /* Add new settings */
  1263. vif->type = new_type;
  1264. vif->p2p = p2p;
  1265. ath9k_do_vif_add_setup(hw, vif);
  1266. out:
  1267. mutex_unlock(&sc->mutex);
  1268. return ret;
  1269. }
  1270. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  1271. struct ieee80211_vif *vif)
  1272. {
  1273. struct ath_softc *sc = hw->priv;
  1274. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1275. ath_dbg(common, ATH_DBG_CONFIG, "Detach Interface\n");
  1276. mutex_lock(&sc->mutex);
  1277. sc->nvifs--;
  1278. /* Reclaim beacon resources */
  1279. if (ath9k_uses_beacons(vif->type))
  1280. ath9k_reclaim_beacon(sc, vif);
  1281. ath9k_calculate_summary_state(hw, NULL);
  1282. mutex_unlock(&sc->mutex);
  1283. }
  1284. static void ath9k_enable_ps(struct ath_softc *sc)
  1285. {
  1286. struct ath_hw *ah = sc->sc_ah;
  1287. sc->ps_enabled = true;
  1288. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1289. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  1290. ah->imask |= ATH9K_INT_TIM_TIMER;
  1291. ath9k_hw_set_interrupts(ah, ah->imask);
  1292. }
  1293. ath9k_hw_setrxabort(ah, 1);
  1294. }
  1295. }
  1296. static void ath9k_disable_ps(struct ath_softc *sc)
  1297. {
  1298. struct ath_hw *ah = sc->sc_ah;
  1299. sc->ps_enabled = false;
  1300. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  1301. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1302. ath9k_hw_setrxabort(ah, 0);
  1303. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  1304. PS_WAIT_FOR_CAB |
  1305. PS_WAIT_FOR_PSPOLL_DATA |
  1306. PS_WAIT_FOR_TX_ACK);
  1307. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  1308. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  1309. ath9k_hw_set_interrupts(ah, ah->imask);
  1310. }
  1311. }
  1312. }
  1313. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  1314. {
  1315. struct ath_softc *sc = hw->priv;
  1316. struct ath_hw *ah = sc->sc_ah;
  1317. struct ath_common *common = ath9k_hw_common(ah);
  1318. struct ieee80211_conf *conf = &hw->conf;
  1319. bool disable_radio = false;
  1320. mutex_lock(&sc->mutex);
  1321. /*
  1322. * Leave this as the first check because we need to turn on the
  1323. * radio if it was disabled before prior to processing the rest
  1324. * of the changes. Likewise we must only disable the radio towards
  1325. * the end.
  1326. */
  1327. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  1328. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  1329. if (!sc->ps_idle) {
  1330. ath_radio_enable(sc, hw);
  1331. ath_dbg(common, ATH_DBG_CONFIG,
  1332. "not-idle: enabling radio\n");
  1333. } else {
  1334. disable_radio = true;
  1335. }
  1336. }
  1337. /*
  1338. * We just prepare to enable PS. We have to wait until our AP has
  1339. * ACK'd our null data frame to disable RX otherwise we'll ignore
  1340. * those ACKs and end up retransmitting the same null data frames.
  1341. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  1342. */
  1343. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1344. unsigned long flags;
  1345. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1346. if (conf->flags & IEEE80211_CONF_PS)
  1347. ath9k_enable_ps(sc);
  1348. else
  1349. ath9k_disable_ps(sc);
  1350. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1351. }
  1352. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  1353. if (conf->flags & IEEE80211_CONF_MONITOR) {
  1354. ath_dbg(common, ATH_DBG_CONFIG,
  1355. "Monitor mode is enabled\n");
  1356. sc->sc_ah->is_monitoring = true;
  1357. } else {
  1358. ath_dbg(common, ATH_DBG_CONFIG,
  1359. "Monitor mode is disabled\n");
  1360. sc->sc_ah->is_monitoring = false;
  1361. }
  1362. }
  1363. if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
  1364. struct ieee80211_channel *curchan = hw->conf.channel;
  1365. int pos = curchan->hw_value;
  1366. int old_pos = -1;
  1367. unsigned long flags;
  1368. if (ah->curchan)
  1369. old_pos = ah->curchan - &ah->channels[0];
  1370. if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
  1371. sc->sc_flags |= SC_OP_OFFCHANNEL;
  1372. else
  1373. sc->sc_flags &= ~SC_OP_OFFCHANNEL;
  1374. ath_dbg(common, ATH_DBG_CONFIG,
  1375. "Set channel: %d MHz type: %d\n",
  1376. curchan->center_freq, conf->channel_type);
  1377. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  1378. curchan, conf->channel_type);
  1379. /* update survey stats for the old channel before switching */
  1380. spin_lock_irqsave(&common->cc_lock, flags);
  1381. ath_update_survey_stats(sc);
  1382. spin_unlock_irqrestore(&common->cc_lock, flags);
  1383. /*
  1384. * If the operating channel changes, change the survey in-use flags
  1385. * along with it.
  1386. * Reset the survey data for the new channel, unless we're switching
  1387. * back to the operating channel from an off-channel operation.
  1388. */
  1389. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1390. sc->cur_survey != &sc->survey[pos]) {
  1391. if (sc->cur_survey)
  1392. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1393. sc->cur_survey = &sc->survey[pos];
  1394. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1395. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1396. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1397. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1398. }
  1399. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1400. ath_err(common, "Unable to set channel\n");
  1401. mutex_unlock(&sc->mutex);
  1402. return -EINVAL;
  1403. }
  1404. /*
  1405. * The most recent snapshot of channel->noisefloor for the old
  1406. * channel is only available after the hardware reset. Copy it to
  1407. * the survey stats now.
  1408. */
  1409. if (old_pos >= 0)
  1410. ath_update_survey_nf(sc, old_pos);
  1411. }
  1412. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1413. ath_dbg(common, ATH_DBG_CONFIG,
  1414. "Set power: %d\n", conf->power_level);
  1415. sc->config.txpowlimit = 2 * conf->power_level;
  1416. ath9k_ps_wakeup(sc);
  1417. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1418. sc->config.txpowlimit, &sc->curtxpow);
  1419. ath9k_ps_restore(sc);
  1420. }
  1421. if (disable_radio) {
  1422. ath_dbg(common, ATH_DBG_CONFIG, "idle: disabling radio\n");
  1423. ath_radio_disable(sc, hw);
  1424. }
  1425. mutex_unlock(&sc->mutex);
  1426. return 0;
  1427. }
  1428. #define SUPPORTED_FILTERS \
  1429. (FIF_PROMISC_IN_BSS | \
  1430. FIF_ALLMULTI | \
  1431. FIF_CONTROL | \
  1432. FIF_PSPOLL | \
  1433. FIF_OTHER_BSS | \
  1434. FIF_BCN_PRBRESP_PROMISC | \
  1435. FIF_PROBE_REQ | \
  1436. FIF_FCSFAIL)
  1437. /* FIXME: sc->sc_full_reset ? */
  1438. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1439. unsigned int changed_flags,
  1440. unsigned int *total_flags,
  1441. u64 multicast)
  1442. {
  1443. struct ath_softc *sc = hw->priv;
  1444. u32 rfilt;
  1445. changed_flags &= SUPPORTED_FILTERS;
  1446. *total_flags &= SUPPORTED_FILTERS;
  1447. sc->rx.rxfilter = *total_flags;
  1448. ath9k_ps_wakeup(sc);
  1449. rfilt = ath_calcrxfilter(sc);
  1450. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1451. ath9k_ps_restore(sc);
  1452. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CONFIG,
  1453. "Set HW RX filter: 0x%x\n", rfilt);
  1454. }
  1455. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1456. struct ieee80211_vif *vif,
  1457. struct ieee80211_sta *sta)
  1458. {
  1459. struct ath_softc *sc = hw->priv;
  1460. ath_node_attach(sc, sta);
  1461. return 0;
  1462. }
  1463. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1464. struct ieee80211_vif *vif,
  1465. struct ieee80211_sta *sta)
  1466. {
  1467. struct ath_softc *sc = hw->priv;
  1468. ath_node_detach(sc, sta);
  1469. return 0;
  1470. }
  1471. static int ath9k_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1472. const struct ieee80211_tx_queue_params *params)
  1473. {
  1474. struct ath_softc *sc = hw->priv;
  1475. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1476. struct ath_txq *txq;
  1477. struct ath9k_tx_queue_info qi;
  1478. int ret = 0;
  1479. if (queue >= WME_NUM_AC)
  1480. return 0;
  1481. txq = sc->tx.txq_map[queue];
  1482. mutex_lock(&sc->mutex);
  1483. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1484. qi.tqi_aifs = params->aifs;
  1485. qi.tqi_cwmin = params->cw_min;
  1486. qi.tqi_cwmax = params->cw_max;
  1487. qi.tqi_burstTime = params->txop;
  1488. ath_dbg(common, ATH_DBG_CONFIG,
  1489. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1490. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1491. params->cw_max, params->txop);
  1492. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1493. if (ret)
  1494. ath_err(common, "TXQ Update failed\n");
  1495. if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
  1496. if (queue == WME_AC_BE && !ret)
  1497. ath_beaconq_config(sc);
  1498. mutex_unlock(&sc->mutex);
  1499. return ret;
  1500. }
  1501. static int ath9k_set_key(struct ieee80211_hw *hw,
  1502. enum set_key_cmd cmd,
  1503. struct ieee80211_vif *vif,
  1504. struct ieee80211_sta *sta,
  1505. struct ieee80211_key_conf *key)
  1506. {
  1507. struct ath_softc *sc = hw->priv;
  1508. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1509. int ret = 0;
  1510. if (ath9k_modparam_nohwcrypt)
  1511. return -ENOSPC;
  1512. mutex_lock(&sc->mutex);
  1513. ath9k_ps_wakeup(sc);
  1514. ath_dbg(common, ATH_DBG_CONFIG, "Set HW Key\n");
  1515. switch (cmd) {
  1516. case SET_KEY:
  1517. ret = ath_key_config(common, vif, sta, key);
  1518. if (ret >= 0) {
  1519. key->hw_key_idx = ret;
  1520. /* push IV and Michael MIC generation to stack */
  1521. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1522. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1523. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1524. if (sc->sc_ah->sw_mgmt_crypto &&
  1525. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1526. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1527. ret = 0;
  1528. }
  1529. break;
  1530. case DISABLE_KEY:
  1531. ath_key_delete(common, key);
  1532. break;
  1533. default:
  1534. ret = -EINVAL;
  1535. }
  1536. ath9k_ps_restore(sc);
  1537. mutex_unlock(&sc->mutex);
  1538. return ret;
  1539. }
  1540. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1541. struct ieee80211_vif *vif,
  1542. struct ieee80211_bss_conf *bss_conf,
  1543. u32 changed)
  1544. {
  1545. struct ath_softc *sc = hw->priv;
  1546. struct ath_beacon_config *cur_conf = &sc->cur_beacon_conf;
  1547. struct ath_hw *ah = sc->sc_ah;
  1548. struct ath_common *common = ath9k_hw_common(ah);
  1549. struct ath_vif *avp = (void *)vif->drv_priv;
  1550. int slottime;
  1551. int error;
  1552. mutex_lock(&sc->mutex);
  1553. if (changed & BSS_CHANGED_BSSID) {
  1554. /* Set BSSID */
  1555. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1556. memcpy(avp->bssid, bss_conf->bssid, ETH_ALEN);
  1557. common->curaid = 0;
  1558. ath9k_hw_write_associd(ah);
  1559. /* Set aggregation protection mode parameters */
  1560. sc->config.ath_aggr_prot = 0;
  1561. ath_dbg(common, ATH_DBG_CONFIG, "BSSID: %pM aid: 0x%x\n",
  1562. common->curbssid, common->curaid);
  1563. /* need to reconfigure the beacon */
  1564. sc->sc_flags &= ~SC_OP_BEACONS ;
  1565. }
  1566. /* Enable transmission of beacons (AP, IBSS, MESH) */
  1567. if ((changed & BSS_CHANGED_BEACON) ||
  1568. ((changed & BSS_CHANGED_BEACON_ENABLED) && bss_conf->enable_beacon)) {
  1569. ath9k_set_beaconing_status(sc, false);
  1570. error = ath_beacon_alloc(sc, vif);
  1571. if (!error)
  1572. ath_beacon_config(sc, vif);
  1573. ath9k_set_beaconing_status(sc, true);
  1574. }
  1575. if (changed & BSS_CHANGED_ERP_SLOT) {
  1576. if (bss_conf->use_short_slot)
  1577. slottime = 9;
  1578. else
  1579. slottime = 20;
  1580. if (vif->type == NL80211_IFTYPE_AP) {
  1581. /*
  1582. * Defer update, so that connected stations can adjust
  1583. * their settings at the same time.
  1584. * See beacon.c for more details
  1585. */
  1586. sc->beacon.slottime = slottime;
  1587. sc->beacon.updateslot = UPDATE;
  1588. } else {
  1589. ah->slottime = slottime;
  1590. ath9k_hw_init_global_settings(ah);
  1591. }
  1592. }
  1593. /* Disable transmission of beacons */
  1594. if ((changed & BSS_CHANGED_BEACON_ENABLED) &&
  1595. !bss_conf->enable_beacon) {
  1596. ath9k_set_beaconing_status(sc, false);
  1597. avp->is_bslot_active = false;
  1598. ath9k_set_beaconing_status(sc, true);
  1599. }
  1600. if (changed & BSS_CHANGED_BEACON_INT) {
  1601. cur_conf->beacon_interval = bss_conf->beacon_int;
  1602. /*
  1603. * In case of AP mode, the HW TSF has to be reset
  1604. * when the beacon interval changes.
  1605. */
  1606. if (vif->type == NL80211_IFTYPE_AP) {
  1607. sc->sc_flags |= SC_OP_TSF_RESET;
  1608. ath9k_set_beaconing_status(sc, false);
  1609. error = ath_beacon_alloc(sc, vif);
  1610. if (!error)
  1611. ath_beacon_config(sc, vif);
  1612. ath9k_set_beaconing_status(sc, true);
  1613. } else {
  1614. ath_beacon_config(sc, vif);
  1615. }
  1616. }
  1617. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  1618. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed PREAMBLE %d\n",
  1619. bss_conf->use_short_preamble);
  1620. if (bss_conf->use_short_preamble)
  1621. sc->sc_flags |= SC_OP_PREAMBLE_SHORT;
  1622. else
  1623. sc->sc_flags &= ~SC_OP_PREAMBLE_SHORT;
  1624. }
  1625. if (changed & BSS_CHANGED_ERP_CTS_PROT) {
  1626. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed CTS PROT %d\n",
  1627. bss_conf->use_cts_prot);
  1628. if (bss_conf->use_cts_prot &&
  1629. hw->conf.channel->band != IEEE80211_BAND_5GHZ)
  1630. sc->sc_flags |= SC_OP_PROTECT_ENABLE;
  1631. else
  1632. sc->sc_flags &= ~SC_OP_PROTECT_ENABLE;
  1633. }
  1634. if (changed & BSS_CHANGED_ASSOC) {
  1635. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed ASSOC %d\n",
  1636. bss_conf->assoc);
  1637. ath9k_bss_assoc_info(sc, hw, vif, bss_conf);
  1638. }
  1639. mutex_unlock(&sc->mutex);
  1640. }
  1641. static u64 ath9k_get_tsf(struct ieee80211_hw *hw)
  1642. {
  1643. struct ath_softc *sc = hw->priv;
  1644. u64 tsf;
  1645. mutex_lock(&sc->mutex);
  1646. ath9k_ps_wakeup(sc);
  1647. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1648. ath9k_ps_restore(sc);
  1649. mutex_unlock(&sc->mutex);
  1650. return tsf;
  1651. }
  1652. static void ath9k_set_tsf(struct ieee80211_hw *hw, u64 tsf)
  1653. {
  1654. struct ath_softc *sc = hw->priv;
  1655. mutex_lock(&sc->mutex);
  1656. ath9k_ps_wakeup(sc);
  1657. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1658. ath9k_ps_restore(sc);
  1659. mutex_unlock(&sc->mutex);
  1660. }
  1661. static void ath9k_reset_tsf(struct ieee80211_hw *hw)
  1662. {
  1663. struct ath_softc *sc = hw->priv;
  1664. mutex_lock(&sc->mutex);
  1665. ath9k_ps_wakeup(sc);
  1666. ath9k_hw_reset_tsf(sc->sc_ah);
  1667. ath9k_ps_restore(sc);
  1668. mutex_unlock(&sc->mutex);
  1669. }
  1670. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1671. struct ieee80211_vif *vif,
  1672. enum ieee80211_ampdu_mlme_action action,
  1673. struct ieee80211_sta *sta,
  1674. u16 tid, u16 *ssn, u8 buf_size)
  1675. {
  1676. struct ath_softc *sc = hw->priv;
  1677. int ret = 0;
  1678. local_bh_disable();
  1679. switch (action) {
  1680. case IEEE80211_AMPDU_RX_START:
  1681. if (!(sc->sc_flags & SC_OP_RXAGGR))
  1682. ret = -ENOTSUPP;
  1683. break;
  1684. case IEEE80211_AMPDU_RX_STOP:
  1685. break;
  1686. case IEEE80211_AMPDU_TX_START:
  1687. if (!(sc->sc_flags & SC_OP_TXAGGR))
  1688. return -EOPNOTSUPP;
  1689. ath9k_ps_wakeup(sc);
  1690. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1691. if (!ret)
  1692. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1693. ath9k_ps_restore(sc);
  1694. break;
  1695. case IEEE80211_AMPDU_TX_STOP:
  1696. ath9k_ps_wakeup(sc);
  1697. ath_tx_aggr_stop(sc, sta, tid);
  1698. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1699. ath9k_ps_restore(sc);
  1700. break;
  1701. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1702. ath9k_ps_wakeup(sc);
  1703. ath_tx_aggr_resume(sc, sta, tid);
  1704. ath9k_ps_restore(sc);
  1705. break;
  1706. default:
  1707. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1708. }
  1709. local_bh_enable();
  1710. return ret;
  1711. }
  1712. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1713. struct survey_info *survey)
  1714. {
  1715. struct ath_softc *sc = hw->priv;
  1716. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1717. struct ieee80211_supported_band *sband;
  1718. struct ieee80211_channel *chan;
  1719. unsigned long flags;
  1720. int pos;
  1721. spin_lock_irqsave(&common->cc_lock, flags);
  1722. if (idx == 0)
  1723. ath_update_survey_stats(sc);
  1724. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1725. if (sband && idx >= sband->n_channels) {
  1726. idx -= sband->n_channels;
  1727. sband = NULL;
  1728. }
  1729. if (!sband)
  1730. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1731. if (!sband || idx >= sband->n_channels) {
  1732. spin_unlock_irqrestore(&common->cc_lock, flags);
  1733. return -ENOENT;
  1734. }
  1735. chan = &sband->channels[idx];
  1736. pos = chan->hw_value;
  1737. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1738. survey->channel = chan;
  1739. spin_unlock_irqrestore(&common->cc_lock, flags);
  1740. return 0;
  1741. }
  1742. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1743. {
  1744. struct ath_softc *sc = hw->priv;
  1745. struct ath_hw *ah = sc->sc_ah;
  1746. mutex_lock(&sc->mutex);
  1747. ah->coverage_class = coverage_class;
  1748. ath9k_hw_init_global_settings(ah);
  1749. mutex_unlock(&sc->mutex);
  1750. }
  1751. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1752. {
  1753. struct ath_softc *sc = hw->priv;
  1754. int timeout = 200; /* ms */
  1755. int i, j;
  1756. ath9k_ps_wakeup(sc);
  1757. mutex_lock(&sc->mutex);
  1758. cancel_delayed_work_sync(&sc->tx_complete_work);
  1759. if (drop)
  1760. timeout = 1;
  1761. for (j = 0; j < timeout; j++) {
  1762. int npend = 0;
  1763. if (j)
  1764. usleep_range(1000, 2000);
  1765. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1766. if (!ATH_TXQ_SETUP(sc, i))
  1767. continue;
  1768. npend += ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1769. }
  1770. if (!npend)
  1771. goto out;
  1772. }
  1773. if (!ath_drain_all_txq(sc, false))
  1774. ath_reset(sc, false);
  1775. out:
  1776. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1777. mutex_unlock(&sc->mutex);
  1778. ath9k_ps_restore(sc);
  1779. }
  1780. struct ieee80211_ops ath9k_ops = {
  1781. .tx = ath9k_tx,
  1782. .start = ath9k_start,
  1783. .stop = ath9k_stop,
  1784. .add_interface = ath9k_add_interface,
  1785. .change_interface = ath9k_change_interface,
  1786. .remove_interface = ath9k_remove_interface,
  1787. .config = ath9k_config,
  1788. .configure_filter = ath9k_configure_filter,
  1789. .sta_add = ath9k_sta_add,
  1790. .sta_remove = ath9k_sta_remove,
  1791. .conf_tx = ath9k_conf_tx,
  1792. .bss_info_changed = ath9k_bss_info_changed,
  1793. .set_key = ath9k_set_key,
  1794. .get_tsf = ath9k_get_tsf,
  1795. .set_tsf = ath9k_set_tsf,
  1796. .reset_tsf = ath9k_reset_tsf,
  1797. .ampdu_action = ath9k_ampdu_action,
  1798. .get_survey = ath9k_get_survey,
  1799. .rfkill_poll = ath9k_rfkill_poll_state,
  1800. .set_coverage_class = ath9k_set_coverage_class,
  1801. .flush = ath9k_flush,
  1802. };