netxen_nic_init.c 45 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called "COPYING".
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include <linux/slab.h>
  28. #include "netxen_nic.h"
  29. #include "netxen_nic_hw.h"
  30. struct crb_addr_pair {
  31. u32 addr;
  32. u32 data;
  33. };
  34. #define NETXEN_MAX_CRB_XFORM 60
  35. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  36. #define NETXEN_ADDR_ERROR (0xffffffff)
  37. #define crb_addr_transform(name) \
  38. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  39. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  40. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  41. static void
  42. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  43. struct nx_host_rds_ring *rds_ring);
  44. static int netxen_p3_has_mn(struct netxen_adapter *adapter);
  45. static void crb_addr_transform_setup(void)
  46. {
  47. crb_addr_transform(XDMA);
  48. crb_addr_transform(TIMR);
  49. crb_addr_transform(SRE);
  50. crb_addr_transform(SQN3);
  51. crb_addr_transform(SQN2);
  52. crb_addr_transform(SQN1);
  53. crb_addr_transform(SQN0);
  54. crb_addr_transform(SQS3);
  55. crb_addr_transform(SQS2);
  56. crb_addr_transform(SQS1);
  57. crb_addr_transform(SQS0);
  58. crb_addr_transform(RPMX7);
  59. crb_addr_transform(RPMX6);
  60. crb_addr_transform(RPMX5);
  61. crb_addr_transform(RPMX4);
  62. crb_addr_transform(RPMX3);
  63. crb_addr_transform(RPMX2);
  64. crb_addr_transform(RPMX1);
  65. crb_addr_transform(RPMX0);
  66. crb_addr_transform(ROMUSB);
  67. crb_addr_transform(SN);
  68. crb_addr_transform(QMN);
  69. crb_addr_transform(QMS);
  70. crb_addr_transform(PGNI);
  71. crb_addr_transform(PGND);
  72. crb_addr_transform(PGN3);
  73. crb_addr_transform(PGN2);
  74. crb_addr_transform(PGN1);
  75. crb_addr_transform(PGN0);
  76. crb_addr_transform(PGSI);
  77. crb_addr_transform(PGSD);
  78. crb_addr_transform(PGS3);
  79. crb_addr_transform(PGS2);
  80. crb_addr_transform(PGS1);
  81. crb_addr_transform(PGS0);
  82. crb_addr_transform(PS);
  83. crb_addr_transform(PH);
  84. crb_addr_transform(NIU);
  85. crb_addr_transform(I2Q);
  86. crb_addr_transform(EG);
  87. crb_addr_transform(MN);
  88. crb_addr_transform(MS);
  89. crb_addr_transform(CAS2);
  90. crb_addr_transform(CAS1);
  91. crb_addr_transform(CAS0);
  92. crb_addr_transform(CAM);
  93. crb_addr_transform(C2C1);
  94. crb_addr_transform(C2C0);
  95. crb_addr_transform(SMB);
  96. crb_addr_transform(OCM0);
  97. crb_addr_transform(I2C0);
  98. }
  99. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  100. {
  101. struct netxen_recv_context *recv_ctx;
  102. struct nx_host_rds_ring *rds_ring;
  103. struct netxen_rx_buffer *rx_buf;
  104. int i, ring;
  105. recv_ctx = &adapter->recv_ctx;
  106. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  107. rds_ring = &recv_ctx->rds_rings[ring];
  108. for (i = 0; i < rds_ring->num_desc; ++i) {
  109. rx_buf = &(rds_ring->rx_buf_arr[i]);
  110. if (rx_buf->state == NETXEN_BUFFER_FREE)
  111. continue;
  112. pci_unmap_single(adapter->pdev,
  113. rx_buf->dma,
  114. rds_ring->dma_size,
  115. PCI_DMA_FROMDEVICE);
  116. if (rx_buf->skb != NULL)
  117. dev_kfree_skb_any(rx_buf->skb);
  118. }
  119. }
  120. }
  121. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  122. {
  123. struct netxen_cmd_buffer *cmd_buf;
  124. struct netxen_skb_frag *buffrag;
  125. int i, j;
  126. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  127. cmd_buf = tx_ring->cmd_buf_arr;
  128. for (i = 0; i < tx_ring->num_desc; i++) {
  129. buffrag = cmd_buf->frag_array;
  130. if (buffrag->dma) {
  131. pci_unmap_single(adapter->pdev, buffrag->dma,
  132. buffrag->length, PCI_DMA_TODEVICE);
  133. buffrag->dma = 0ULL;
  134. }
  135. for (j = 0; j < cmd_buf->frag_count; j++) {
  136. buffrag++;
  137. if (buffrag->dma) {
  138. pci_unmap_page(adapter->pdev, buffrag->dma,
  139. buffrag->length,
  140. PCI_DMA_TODEVICE);
  141. buffrag->dma = 0ULL;
  142. }
  143. }
  144. if (cmd_buf->skb) {
  145. dev_kfree_skb_any(cmd_buf->skb);
  146. cmd_buf->skb = NULL;
  147. }
  148. cmd_buf++;
  149. }
  150. }
  151. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  152. {
  153. struct netxen_recv_context *recv_ctx;
  154. struct nx_host_rds_ring *rds_ring;
  155. struct nx_host_tx_ring *tx_ring;
  156. int ring;
  157. recv_ctx = &adapter->recv_ctx;
  158. if (recv_ctx->rds_rings == NULL)
  159. goto skip_rds;
  160. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  161. rds_ring = &recv_ctx->rds_rings[ring];
  162. vfree(rds_ring->rx_buf_arr);
  163. rds_ring->rx_buf_arr = NULL;
  164. }
  165. kfree(recv_ctx->rds_rings);
  166. skip_rds:
  167. if (adapter->tx_ring == NULL)
  168. return;
  169. tx_ring = adapter->tx_ring;
  170. vfree(tx_ring->cmd_buf_arr);
  171. kfree(tx_ring);
  172. adapter->tx_ring = NULL;
  173. }
  174. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  175. {
  176. struct netxen_recv_context *recv_ctx;
  177. struct nx_host_rds_ring *rds_ring;
  178. struct nx_host_sds_ring *sds_ring;
  179. struct nx_host_tx_ring *tx_ring;
  180. struct netxen_rx_buffer *rx_buf;
  181. int ring, i, size;
  182. struct netxen_cmd_buffer *cmd_buf_arr;
  183. struct net_device *netdev = adapter->netdev;
  184. struct pci_dev *pdev = adapter->pdev;
  185. size = sizeof(struct nx_host_tx_ring);
  186. tx_ring = kzalloc(size, GFP_KERNEL);
  187. if (tx_ring == NULL) {
  188. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  189. netdev->name);
  190. return -ENOMEM;
  191. }
  192. adapter->tx_ring = tx_ring;
  193. tx_ring->num_desc = adapter->num_txd;
  194. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  195. cmd_buf_arr = vzalloc(TX_BUFF_RINGSIZE(tx_ring));
  196. if (cmd_buf_arr == NULL) {
  197. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  198. netdev->name);
  199. goto err_out;
  200. }
  201. tx_ring->cmd_buf_arr = cmd_buf_arr;
  202. recv_ctx = &adapter->recv_ctx;
  203. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  204. rds_ring = kzalloc(size, GFP_KERNEL);
  205. if (rds_ring == NULL) {
  206. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  207. netdev->name);
  208. goto err_out;
  209. }
  210. recv_ctx->rds_rings = rds_ring;
  211. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  212. rds_ring = &recv_ctx->rds_rings[ring];
  213. switch (ring) {
  214. case RCV_RING_NORMAL:
  215. rds_ring->num_desc = adapter->num_rxd;
  216. if (adapter->ahw.cut_through) {
  217. rds_ring->dma_size =
  218. NX_CT_DEFAULT_RX_BUF_LEN;
  219. rds_ring->skb_size =
  220. NX_CT_DEFAULT_RX_BUF_LEN;
  221. } else {
  222. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  223. rds_ring->dma_size =
  224. NX_P3_RX_BUF_MAX_LEN;
  225. else
  226. rds_ring->dma_size =
  227. NX_P2_RX_BUF_MAX_LEN;
  228. rds_ring->skb_size =
  229. rds_ring->dma_size + NET_IP_ALIGN;
  230. }
  231. break;
  232. case RCV_RING_JUMBO:
  233. rds_ring->num_desc = adapter->num_jumbo_rxd;
  234. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  235. rds_ring->dma_size =
  236. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  237. else
  238. rds_ring->dma_size =
  239. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  240. if (adapter->capabilities & NX_CAP0_HW_LRO)
  241. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  242. rds_ring->skb_size =
  243. rds_ring->dma_size + NET_IP_ALIGN;
  244. break;
  245. case RCV_RING_LRO:
  246. rds_ring->num_desc = adapter->num_lro_rxd;
  247. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  248. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  249. break;
  250. }
  251. rds_ring->rx_buf_arr = vzalloc(RCV_BUFF_RINGSIZE(rds_ring));
  252. if (rds_ring->rx_buf_arr == NULL) {
  253. printk(KERN_ERR "%s: Failed to allocate "
  254. "rx buffer ring %d\n",
  255. netdev->name, ring);
  256. /* free whatever was already allocated */
  257. goto err_out;
  258. }
  259. INIT_LIST_HEAD(&rds_ring->free_list);
  260. /*
  261. * Now go through all of them, set reference handles
  262. * and put them in the queues.
  263. */
  264. rx_buf = rds_ring->rx_buf_arr;
  265. for (i = 0; i < rds_ring->num_desc; i++) {
  266. list_add_tail(&rx_buf->list,
  267. &rds_ring->free_list);
  268. rx_buf->ref_handle = i;
  269. rx_buf->state = NETXEN_BUFFER_FREE;
  270. rx_buf++;
  271. }
  272. spin_lock_init(&rds_ring->lock);
  273. }
  274. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  275. sds_ring = &recv_ctx->sds_rings[ring];
  276. sds_ring->irq = adapter->msix_entries[ring].vector;
  277. sds_ring->adapter = adapter;
  278. sds_ring->num_desc = adapter->num_rxd;
  279. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  280. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  281. }
  282. return 0;
  283. err_out:
  284. netxen_free_sw_resources(adapter);
  285. return -ENOMEM;
  286. }
  287. /*
  288. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  289. * address to external PCI CRB address.
  290. */
  291. static u32 netxen_decode_crb_addr(u32 addr)
  292. {
  293. int i;
  294. u32 base_addr, offset, pci_base;
  295. crb_addr_transform_setup();
  296. pci_base = NETXEN_ADDR_ERROR;
  297. base_addr = addr & 0xfff00000;
  298. offset = addr & 0x000fffff;
  299. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  300. if (crb_addr_xform[i] == base_addr) {
  301. pci_base = i << 20;
  302. break;
  303. }
  304. }
  305. if (pci_base == NETXEN_ADDR_ERROR)
  306. return pci_base;
  307. else
  308. return pci_base + offset;
  309. }
  310. #define NETXEN_MAX_ROM_WAIT_USEC 100
  311. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  312. {
  313. long timeout = 0;
  314. long done = 0;
  315. cond_resched();
  316. while (done == 0) {
  317. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  318. done &= 2;
  319. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  320. dev_err(&adapter->pdev->dev,
  321. "Timeout reached waiting for rom done");
  322. return -EIO;
  323. }
  324. udelay(1);
  325. }
  326. return 0;
  327. }
  328. static int do_rom_fast_read(struct netxen_adapter *adapter,
  329. int addr, int *valp)
  330. {
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  334. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  335. if (netxen_wait_rom_done(adapter)) {
  336. printk("Error waiting for rom done\n");
  337. return -EIO;
  338. }
  339. /* reset abyte_cnt and dummy_byte_cnt */
  340. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  341. udelay(10);
  342. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  343. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  344. return 0;
  345. }
  346. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  347. u8 *bytes, size_t size)
  348. {
  349. int addridx;
  350. int ret = 0;
  351. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  352. int v;
  353. ret = do_rom_fast_read(adapter, addridx, &v);
  354. if (ret != 0)
  355. break;
  356. *(__le32 *)bytes = cpu_to_le32(v);
  357. bytes += 4;
  358. }
  359. return ret;
  360. }
  361. int
  362. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  363. u8 *bytes, size_t size)
  364. {
  365. int ret;
  366. ret = netxen_rom_lock(adapter);
  367. if (ret < 0)
  368. return ret;
  369. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  370. netxen_rom_unlock(adapter);
  371. return ret;
  372. }
  373. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  374. {
  375. int ret;
  376. if (netxen_rom_lock(adapter) != 0)
  377. return -EIO;
  378. ret = do_rom_fast_read(adapter, addr, valp);
  379. netxen_rom_unlock(adapter);
  380. return ret;
  381. }
  382. #define NETXEN_BOARDTYPE 0x4008
  383. #define NETXEN_BOARDNUM 0x400c
  384. #define NETXEN_CHIPNUM 0x4010
  385. int netxen_pinit_from_rom(struct netxen_adapter *adapter)
  386. {
  387. int addr, val;
  388. int i, n, init_delay = 0;
  389. struct crb_addr_pair *buf;
  390. unsigned offset;
  391. u32 off;
  392. /* resetall */
  393. netxen_rom_lock(adapter);
  394. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  395. netxen_rom_unlock(adapter);
  396. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  397. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  398. (n != 0xcafecafe) ||
  399. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  400. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  401. "n: %08x\n", netxen_nic_driver_name, n);
  402. return -EIO;
  403. }
  404. offset = n & 0xffffU;
  405. n = (n >> 16) & 0xffffU;
  406. } else {
  407. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  408. !(n & 0x80000000)) {
  409. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  410. "n: %08x\n", netxen_nic_driver_name, n);
  411. return -EIO;
  412. }
  413. offset = 1;
  414. n &= ~0x80000000;
  415. }
  416. if (n >= 1024) {
  417. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  418. " initialized.\n", __func__, n);
  419. return -EIO;
  420. }
  421. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  422. if (buf == NULL) {
  423. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  424. netxen_nic_driver_name);
  425. return -ENOMEM;
  426. }
  427. for (i = 0; i < n; i++) {
  428. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  429. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  430. kfree(buf);
  431. return -EIO;
  432. }
  433. buf[i].addr = addr;
  434. buf[i].data = val;
  435. }
  436. for (i = 0; i < n; i++) {
  437. off = netxen_decode_crb_addr(buf[i].addr);
  438. if (off == NETXEN_ADDR_ERROR) {
  439. printk(KERN_ERR"CRB init value out of range %x\n",
  440. buf[i].addr);
  441. continue;
  442. }
  443. off += NETXEN_PCI_CRBSPACE;
  444. if (off & 1)
  445. continue;
  446. /* skipping cold reboot MAGIC */
  447. if (off == NETXEN_CAM_RAM(0x1fc))
  448. continue;
  449. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  450. if (off == (NETXEN_CRB_I2C0 + 0x1c))
  451. continue;
  452. /* do not reset PCI */
  453. if (off == (ROMUSB_GLB + 0xbc))
  454. continue;
  455. if (off == (ROMUSB_GLB + 0xa8))
  456. continue;
  457. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  458. continue;
  459. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  460. continue;
  461. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  462. continue;
  463. if ((off & 0x0ff00000) == NETXEN_CRB_DDR_NET)
  464. continue;
  465. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
  466. !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  467. buf[i].data = 0x1020;
  468. /* skip the function enable register */
  469. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  470. continue;
  471. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  472. continue;
  473. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  474. continue;
  475. }
  476. init_delay = 1;
  477. /* After writing this register, HW needs time for CRB */
  478. /* to quiet down (else crb_window returns 0xffffffff) */
  479. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  480. init_delay = 1000;
  481. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  482. /* hold xdma in reset also */
  483. buf[i].data = NETXEN_NIC_XDMA_RESET;
  484. buf[i].data = 0x8000ff;
  485. }
  486. }
  487. NXWR32(adapter, off, buf[i].data);
  488. msleep(init_delay);
  489. }
  490. kfree(buf);
  491. /* disable_peg_cache_all */
  492. /* unreset_net_cache */
  493. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  494. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  495. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  496. }
  497. /* p2dn replyCount */
  498. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  499. /* disable_peg_cache 0 */
  500. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  501. /* disable_peg_cache 1 */
  502. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  503. /* peg_clr_all */
  504. /* peg_clr 0 */
  505. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  506. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  507. /* peg_clr 1 */
  508. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  509. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  510. /* peg_clr 2 */
  511. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  512. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  513. /* peg_clr 3 */
  514. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  515. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  516. return 0;
  517. }
  518. static struct uni_table_desc *nx_get_table_desc(const u8 *unirom, int section)
  519. {
  520. uint32_t i;
  521. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  522. __le32 entries = cpu_to_le32(directory->num_entries);
  523. for (i = 0; i < entries; i++) {
  524. __le32 offs = cpu_to_le32(directory->findex) +
  525. (i * cpu_to_le32(directory->entry_size));
  526. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  527. if (tab_type == section)
  528. return (struct uni_table_desc *) &unirom[offs];
  529. }
  530. return NULL;
  531. }
  532. #define QLCNIC_FILEHEADER_SIZE (14 * 4)
  533. static int
  534. netxen_nic_validate_header(struct netxen_adapter *adapter)
  535. {
  536. const u8 *unirom = adapter->fw->data;
  537. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  538. u32 fw_file_size = adapter->fw->size;
  539. u32 tab_size;
  540. __le32 entries;
  541. __le32 entry_size;
  542. if (fw_file_size < QLCNIC_FILEHEADER_SIZE)
  543. return -EINVAL;
  544. entries = cpu_to_le32(directory->num_entries);
  545. entry_size = cpu_to_le32(directory->entry_size);
  546. tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
  547. if (fw_file_size < tab_size)
  548. return -EINVAL;
  549. return 0;
  550. }
  551. static int
  552. netxen_nic_validate_bootld(struct netxen_adapter *adapter)
  553. {
  554. struct uni_table_desc *tab_desc;
  555. struct uni_data_desc *descr;
  556. const u8 *unirom = adapter->fw->data;
  557. __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  558. NX_UNI_BOOTLD_IDX_OFF));
  559. u32 offs;
  560. u32 tab_size;
  561. u32 data_size;
  562. tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_BOOTLD);
  563. if (!tab_desc)
  564. return -EINVAL;
  565. tab_size = cpu_to_le32(tab_desc->findex) +
  566. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  567. if (adapter->fw->size < tab_size)
  568. return -EINVAL;
  569. offs = cpu_to_le32(tab_desc->findex) +
  570. (cpu_to_le32(tab_desc->entry_size) * (idx));
  571. descr = (struct uni_data_desc *)&unirom[offs];
  572. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  573. if (adapter->fw->size < data_size)
  574. return -EINVAL;
  575. return 0;
  576. }
  577. static int
  578. netxen_nic_validate_fw(struct netxen_adapter *adapter)
  579. {
  580. struct uni_table_desc *tab_desc;
  581. struct uni_data_desc *descr;
  582. const u8 *unirom = adapter->fw->data;
  583. __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  584. NX_UNI_FIRMWARE_IDX_OFF));
  585. u32 offs;
  586. u32 tab_size;
  587. u32 data_size;
  588. tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_FW);
  589. if (!tab_desc)
  590. return -EINVAL;
  591. tab_size = cpu_to_le32(tab_desc->findex) +
  592. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  593. if (adapter->fw->size < tab_size)
  594. return -EINVAL;
  595. offs = cpu_to_le32(tab_desc->findex) +
  596. (cpu_to_le32(tab_desc->entry_size) * (idx));
  597. descr = (struct uni_data_desc *)&unirom[offs];
  598. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  599. if (adapter->fw->size < data_size)
  600. return -EINVAL;
  601. return 0;
  602. }
  603. static int
  604. netxen_nic_validate_product_offs(struct netxen_adapter *adapter)
  605. {
  606. struct uni_table_desc *ptab_descr;
  607. const u8 *unirom = adapter->fw->data;
  608. int mn_present = (NX_IS_REVISION_P2(adapter->ahw.revision_id)) ?
  609. 1 : netxen_p3_has_mn(adapter);
  610. __le32 entries;
  611. __le32 entry_size;
  612. u32 tab_size;
  613. u32 i;
  614. ptab_descr = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_PRODUCT_TBL);
  615. if (ptab_descr == NULL)
  616. return -EINVAL;
  617. entries = cpu_to_le32(ptab_descr->num_entries);
  618. entry_size = cpu_to_le32(ptab_descr->entry_size);
  619. tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
  620. if (adapter->fw->size < tab_size)
  621. return -EINVAL;
  622. nomn:
  623. for (i = 0; i < entries; i++) {
  624. __le32 flags, file_chiprev, offs;
  625. u8 chiprev = adapter->ahw.revision_id;
  626. uint32_t flagbit;
  627. offs = cpu_to_le32(ptab_descr->findex) +
  628. (i * cpu_to_le32(ptab_descr->entry_size));
  629. flags = cpu_to_le32(*((int *)&unirom[offs] + NX_UNI_FLAGS_OFF));
  630. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  631. NX_UNI_CHIP_REV_OFF));
  632. flagbit = mn_present ? 1 : 2;
  633. if ((chiprev == file_chiprev) &&
  634. ((1ULL << flagbit) & flags)) {
  635. adapter->file_prd_off = offs;
  636. return 0;
  637. }
  638. }
  639. if (mn_present && NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  640. mn_present = 0;
  641. goto nomn;
  642. }
  643. return -EINVAL;
  644. }
  645. static int
  646. netxen_nic_validate_unified_romimage(struct netxen_adapter *adapter)
  647. {
  648. if (netxen_nic_validate_header(adapter)) {
  649. dev_err(&adapter->pdev->dev,
  650. "unified image: header validation failed\n");
  651. return -EINVAL;
  652. }
  653. if (netxen_nic_validate_product_offs(adapter)) {
  654. dev_err(&adapter->pdev->dev,
  655. "unified image: product validation failed\n");
  656. return -EINVAL;
  657. }
  658. if (netxen_nic_validate_bootld(adapter)) {
  659. dev_err(&adapter->pdev->dev,
  660. "unified image: bootld validation failed\n");
  661. return -EINVAL;
  662. }
  663. if (netxen_nic_validate_fw(adapter)) {
  664. dev_err(&adapter->pdev->dev,
  665. "unified image: firmware validation failed\n");
  666. return -EINVAL;
  667. }
  668. return 0;
  669. }
  670. static struct uni_data_desc *nx_get_data_desc(struct netxen_adapter *adapter,
  671. u32 section, u32 idx_offset)
  672. {
  673. const u8 *unirom = adapter->fw->data;
  674. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  675. idx_offset));
  676. struct uni_table_desc *tab_desc;
  677. __le32 offs;
  678. tab_desc = nx_get_table_desc(unirom, section);
  679. if (tab_desc == NULL)
  680. return NULL;
  681. offs = cpu_to_le32(tab_desc->findex) +
  682. (cpu_to_le32(tab_desc->entry_size) * idx);
  683. return (struct uni_data_desc *)&unirom[offs];
  684. }
  685. static u8 *
  686. nx_get_bootld_offs(struct netxen_adapter *adapter)
  687. {
  688. u32 offs = NETXEN_BOOTLD_START;
  689. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  690. offs = cpu_to_le32((nx_get_data_desc(adapter,
  691. NX_UNI_DIR_SECT_BOOTLD,
  692. NX_UNI_BOOTLD_IDX_OFF))->findex);
  693. return (u8 *)&adapter->fw->data[offs];
  694. }
  695. static u8 *
  696. nx_get_fw_offs(struct netxen_adapter *adapter)
  697. {
  698. u32 offs = NETXEN_IMAGE_START;
  699. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  700. offs = cpu_to_le32((nx_get_data_desc(adapter,
  701. NX_UNI_DIR_SECT_FW,
  702. NX_UNI_FIRMWARE_IDX_OFF))->findex);
  703. return (u8 *)&adapter->fw->data[offs];
  704. }
  705. static __le32
  706. nx_get_fw_size(struct netxen_adapter *adapter)
  707. {
  708. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  709. return cpu_to_le32((nx_get_data_desc(adapter,
  710. NX_UNI_DIR_SECT_FW,
  711. NX_UNI_FIRMWARE_IDX_OFF))->size);
  712. else
  713. return cpu_to_le32(
  714. *(u32 *)&adapter->fw->data[NX_FW_SIZE_OFFSET]);
  715. }
  716. static __le32
  717. nx_get_fw_version(struct netxen_adapter *adapter)
  718. {
  719. struct uni_data_desc *fw_data_desc;
  720. const struct firmware *fw = adapter->fw;
  721. __le32 major, minor, sub;
  722. const u8 *ver_str;
  723. int i, ret = 0;
  724. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  725. fw_data_desc = nx_get_data_desc(adapter,
  726. NX_UNI_DIR_SECT_FW, NX_UNI_FIRMWARE_IDX_OFF);
  727. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  728. cpu_to_le32(fw_data_desc->size) - 17;
  729. for (i = 0; i < 12; i++) {
  730. if (!strncmp(&ver_str[i], "REV=", 4)) {
  731. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  732. &major, &minor, &sub);
  733. break;
  734. }
  735. }
  736. if (ret != 3)
  737. return 0;
  738. return major + (minor << 8) + (sub << 16);
  739. } else
  740. return cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  741. }
  742. static __le32
  743. nx_get_bios_version(struct netxen_adapter *adapter)
  744. {
  745. const struct firmware *fw = adapter->fw;
  746. __le32 bios_ver, prd_off = adapter->file_prd_off;
  747. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  748. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  749. + NX_UNI_BIOS_VERSION_OFF));
  750. return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) +
  751. (bios_ver >> 24);
  752. } else
  753. return cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  754. }
  755. int
  756. netxen_need_fw_reset(struct netxen_adapter *adapter)
  757. {
  758. u32 count, old_count;
  759. u32 val, version, major, minor, build;
  760. int i, timeout;
  761. u8 fw_type;
  762. /* NX2031 firmware doesn't support heartbit */
  763. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  764. return 1;
  765. if (adapter->need_fw_reset)
  766. return 1;
  767. /* last attempt had failed */
  768. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  769. return 1;
  770. old_count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  771. for (i = 0; i < 10; i++) {
  772. timeout = msleep_interruptible(200);
  773. if (timeout) {
  774. NXWR32(adapter, CRB_CMDPEG_STATE,
  775. PHAN_INITIALIZE_FAILED);
  776. return -EINTR;
  777. }
  778. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  779. if (count != old_count)
  780. break;
  781. }
  782. /* firmware is dead */
  783. if (count == old_count)
  784. return 1;
  785. /* check if we have got newer or different file firmware */
  786. if (adapter->fw) {
  787. val = nx_get_fw_version(adapter);
  788. version = NETXEN_DECODE_VERSION(val);
  789. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  790. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  791. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  792. if (version > NETXEN_VERSION_CODE(major, minor, build))
  793. return 1;
  794. if (version == NETXEN_VERSION_CODE(major, minor, build) &&
  795. adapter->fw_type != NX_UNIFIED_ROMIMAGE) {
  796. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  797. fw_type = (val & 0x4) ?
  798. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  799. if (adapter->fw_type != fw_type)
  800. return 1;
  801. }
  802. }
  803. return 0;
  804. }
  805. static char *fw_name[] = {
  806. NX_P2_MN_ROMIMAGE_NAME,
  807. NX_P3_CT_ROMIMAGE_NAME,
  808. NX_P3_MN_ROMIMAGE_NAME,
  809. NX_UNIFIED_ROMIMAGE_NAME,
  810. NX_FLASH_ROMIMAGE_NAME,
  811. };
  812. int
  813. netxen_load_firmware(struct netxen_adapter *adapter)
  814. {
  815. u64 *ptr64;
  816. u32 i, flashaddr, size;
  817. const struct firmware *fw = adapter->fw;
  818. struct pci_dev *pdev = adapter->pdev;
  819. dev_info(&pdev->dev, "loading firmware from %s\n",
  820. fw_name[adapter->fw_type]);
  821. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  822. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  823. if (fw) {
  824. __le64 data;
  825. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  826. ptr64 = (u64 *)nx_get_bootld_offs(adapter);
  827. flashaddr = NETXEN_BOOTLD_START;
  828. for (i = 0; i < size; i++) {
  829. data = cpu_to_le64(ptr64[i]);
  830. if (adapter->pci_mem_write(adapter, flashaddr, data))
  831. return -EIO;
  832. flashaddr += 8;
  833. }
  834. size = (__force u32)nx_get_fw_size(adapter) / 8;
  835. ptr64 = (u64 *)nx_get_fw_offs(adapter);
  836. flashaddr = NETXEN_IMAGE_START;
  837. for (i = 0; i < size; i++) {
  838. data = cpu_to_le64(ptr64[i]);
  839. if (adapter->pci_mem_write(adapter,
  840. flashaddr, data))
  841. return -EIO;
  842. flashaddr += 8;
  843. }
  844. size = (__force u32)nx_get_fw_size(adapter) % 8;
  845. if (size) {
  846. data = cpu_to_le64(ptr64[i]);
  847. if (adapter->pci_mem_write(adapter,
  848. flashaddr, data))
  849. return -EIO;
  850. }
  851. } else {
  852. u64 data;
  853. u32 hi, lo;
  854. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  855. flashaddr = NETXEN_BOOTLD_START;
  856. for (i = 0; i < size; i++) {
  857. if (netxen_rom_fast_read(adapter,
  858. flashaddr, (int *)&lo) != 0)
  859. return -EIO;
  860. if (netxen_rom_fast_read(adapter,
  861. flashaddr + 4, (int *)&hi) != 0)
  862. return -EIO;
  863. /* hi, lo are already in host endian byteorder */
  864. data = (((u64)hi << 32) | lo);
  865. if (adapter->pci_mem_write(adapter,
  866. flashaddr, data))
  867. return -EIO;
  868. flashaddr += 8;
  869. }
  870. }
  871. msleep(1);
  872. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
  873. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
  874. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
  875. } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  876. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  877. else {
  878. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  879. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  880. }
  881. return 0;
  882. }
  883. static int
  884. netxen_validate_firmware(struct netxen_adapter *adapter)
  885. {
  886. __le32 val;
  887. u32 ver, min_ver, bios;
  888. struct pci_dev *pdev = adapter->pdev;
  889. const struct firmware *fw = adapter->fw;
  890. u8 fw_type = adapter->fw_type;
  891. if (fw_type == NX_UNIFIED_ROMIMAGE) {
  892. if (netxen_nic_validate_unified_romimage(adapter))
  893. return -EINVAL;
  894. } else {
  895. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  896. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  897. return -EINVAL;
  898. if (fw->size < NX_FW_MIN_SIZE)
  899. return -EINVAL;
  900. }
  901. val = nx_get_fw_version(adapter);
  902. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  903. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  904. else
  905. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  906. ver = NETXEN_DECODE_VERSION(val);
  907. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  908. dev_err(&pdev->dev,
  909. "%s: firmware version %d.%d.%d unsupported\n",
  910. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  911. return -EINVAL;
  912. }
  913. val = nx_get_bios_version(adapter);
  914. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  915. if ((__force u32)val != bios) {
  916. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  917. fw_name[fw_type]);
  918. return -EINVAL;
  919. }
  920. /* check if flashed firmware is newer */
  921. if (netxen_rom_fast_read(adapter,
  922. NX_FW_VERSION_OFFSET, (int *)&val))
  923. return -EIO;
  924. val = NETXEN_DECODE_VERSION(val);
  925. if (val > ver) {
  926. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  927. fw_name[fw_type]);
  928. return -EINVAL;
  929. }
  930. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  931. return 0;
  932. }
  933. static void
  934. nx_get_next_fwtype(struct netxen_adapter *adapter)
  935. {
  936. u8 fw_type;
  937. switch (adapter->fw_type) {
  938. case NX_UNKNOWN_ROMIMAGE:
  939. fw_type = NX_UNIFIED_ROMIMAGE;
  940. break;
  941. case NX_UNIFIED_ROMIMAGE:
  942. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  943. fw_type = NX_FLASH_ROMIMAGE;
  944. else if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  945. fw_type = NX_P2_MN_ROMIMAGE;
  946. else if (netxen_p3_has_mn(adapter))
  947. fw_type = NX_P3_MN_ROMIMAGE;
  948. else
  949. fw_type = NX_P3_CT_ROMIMAGE;
  950. break;
  951. case NX_P3_MN_ROMIMAGE:
  952. fw_type = NX_P3_CT_ROMIMAGE;
  953. break;
  954. case NX_P2_MN_ROMIMAGE:
  955. case NX_P3_CT_ROMIMAGE:
  956. default:
  957. fw_type = NX_FLASH_ROMIMAGE;
  958. break;
  959. }
  960. adapter->fw_type = fw_type;
  961. }
  962. static int
  963. netxen_p3_has_mn(struct netxen_adapter *adapter)
  964. {
  965. u32 capability, flashed_ver;
  966. capability = 0;
  967. /* NX2031 always had MN */
  968. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  969. return 1;
  970. netxen_rom_fast_read(adapter,
  971. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  972. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  973. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  974. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  975. if (capability & NX_PEG_TUNE_MN_PRESENT)
  976. return 1;
  977. }
  978. return 0;
  979. }
  980. void netxen_request_firmware(struct netxen_adapter *adapter)
  981. {
  982. struct pci_dev *pdev = adapter->pdev;
  983. int rc = 0;
  984. adapter->fw_type = NX_UNKNOWN_ROMIMAGE;
  985. next:
  986. nx_get_next_fwtype(adapter);
  987. if (adapter->fw_type == NX_FLASH_ROMIMAGE) {
  988. adapter->fw = NULL;
  989. } else {
  990. rc = request_firmware(&adapter->fw,
  991. fw_name[adapter->fw_type], &pdev->dev);
  992. if (rc != 0)
  993. goto next;
  994. rc = netxen_validate_firmware(adapter);
  995. if (rc != 0) {
  996. release_firmware(adapter->fw);
  997. msleep(1);
  998. goto next;
  999. }
  1000. }
  1001. }
  1002. void
  1003. netxen_release_firmware(struct netxen_adapter *adapter)
  1004. {
  1005. if (adapter->fw)
  1006. release_firmware(adapter->fw);
  1007. adapter->fw = NULL;
  1008. }
  1009. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  1010. {
  1011. u64 addr;
  1012. u32 hi, lo;
  1013. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  1014. return 0;
  1015. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  1016. NETXEN_HOST_DUMMY_DMA_SIZE,
  1017. &adapter->dummy_dma.phys_addr);
  1018. if (adapter->dummy_dma.addr == NULL) {
  1019. dev_err(&adapter->pdev->dev,
  1020. "ERROR: Could not allocate dummy DMA memory\n");
  1021. return -ENOMEM;
  1022. }
  1023. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  1024. hi = (addr >> 32) & 0xffffffff;
  1025. lo = addr & 0xffffffff;
  1026. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  1027. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  1028. return 0;
  1029. }
  1030. /*
  1031. * NetXen DMA watchdog control:
  1032. *
  1033. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  1034. * Bit 1 : disable_request => 1 req disable dma watchdog
  1035. * Bit 2 : enable_request => 1 req enable dma watchdog
  1036. * Bit 3-31 : unused
  1037. */
  1038. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  1039. {
  1040. int i = 100;
  1041. u32 ctrl;
  1042. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  1043. return;
  1044. if (!adapter->dummy_dma.addr)
  1045. return;
  1046. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  1047. if ((ctrl & 0x1) != 0) {
  1048. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  1049. while ((ctrl & 0x1) != 0) {
  1050. msleep(50);
  1051. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  1052. if (--i == 0)
  1053. break;
  1054. };
  1055. }
  1056. if (i) {
  1057. pci_free_consistent(adapter->pdev,
  1058. NETXEN_HOST_DUMMY_DMA_SIZE,
  1059. adapter->dummy_dma.addr,
  1060. adapter->dummy_dma.phys_addr);
  1061. adapter->dummy_dma.addr = NULL;
  1062. } else
  1063. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  1064. }
  1065. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  1066. {
  1067. u32 val = 0;
  1068. int retries = 60;
  1069. if (pegtune_val)
  1070. return 0;
  1071. do {
  1072. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  1073. switch (val) {
  1074. case PHAN_INITIALIZE_COMPLETE:
  1075. case PHAN_INITIALIZE_ACK:
  1076. return 0;
  1077. case PHAN_INITIALIZE_FAILED:
  1078. goto out_err;
  1079. default:
  1080. break;
  1081. }
  1082. msleep(500);
  1083. } while (--retries);
  1084. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  1085. out_err:
  1086. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  1087. return -EIO;
  1088. }
  1089. static int
  1090. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  1091. {
  1092. u32 val = 0;
  1093. int retries = 2000;
  1094. do {
  1095. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  1096. if (val == PHAN_PEG_RCV_INITIALIZED)
  1097. return 0;
  1098. msleep(10);
  1099. } while (--retries);
  1100. if (!retries) {
  1101. printk(KERN_ERR "Receive Peg initialization not "
  1102. "complete, state: 0x%x.\n", val);
  1103. return -EIO;
  1104. }
  1105. return 0;
  1106. }
  1107. int netxen_init_firmware(struct netxen_adapter *adapter)
  1108. {
  1109. int err;
  1110. err = netxen_receive_peg_ready(adapter);
  1111. if (err)
  1112. return err;
  1113. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  1114. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  1115. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  1116. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  1117. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  1118. return err;
  1119. }
  1120. static void
  1121. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  1122. {
  1123. u32 cable_OUI;
  1124. u16 cable_len;
  1125. u16 link_speed;
  1126. u8 link_status, module, duplex, autoneg;
  1127. struct net_device *netdev = adapter->netdev;
  1128. adapter->has_link_events = 1;
  1129. cable_OUI = msg->body[1] & 0xffffffff;
  1130. cable_len = (msg->body[1] >> 32) & 0xffff;
  1131. link_speed = (msg->body[1] >> 48) & 0xffff;
  1132. link_status = msg->body[2] & 0xff;
  1133. duplex = (msg->body[2] >> 16) & 0xff;
  1134. autoneg = (msg->body[2] >> 24) & 0xff;
  1135. module = (msg->body[2] >> 8) & 0xff;
  1136. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  1137. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  1138. netdev->name, cable_OUI, cable_len);
  1139. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  1140. printk(KERN_INFO "%s: unsupported cable length %d\n",
  1141. netdev->name, cable_len);
  1142. }
  1143. netxen_advert_link_change(adapter, link_status);
  1144. /* update link parameters */
  1145. if (duplex == LINKEVENT_FULL_DUPLEX)
  1146. adapter->link_duplex = DUPLEX_FULL;
  1147. else
  1148. adapter->link_duplex = DUPLEX_HALF;
  1149. adapter->module_type = module;
  1150. adapter->link_autoneg = autoneg;
  1151. adapter->link_speed = link_speed;
  1152. }
  1153. static void
  1154. netxen_handle_fw_message(int desc_cnt, int index,
  1155. struct nx_host_sds_ring *sds_ring)
  1156. {
  1157. nx_fw_msg_t msg;
  1158. struct status_desc *desc;
  1159. int i = 0, opcode;
  1160. while (desc_cnt > 0 && i < 8) {
  1161. desc = &sds_ring->desc_head[index];
  1162. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  1163. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1164. index = get_next_index(index, sds_ring->num_desc);
  1165. desc_cnt--;
  1166. }
  1167. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  1168. switch (opcode) {
  1169. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1170. netxen_handle_linkevent(sds_ring->adapter, &msg);
  1171. break;
  1172. default:
  1173. break;
  1174. }
  1175. }
  1176. static int
  1177. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  1178. struct nx_host_rds_ring *rds_ring,
  1179. struct netxen_rx_buffer *buffer)
  1180. {
  1181. struct sk_buff *skb;
  1182. dma_addr_t dma;
  1183. struct pci_dev *pdev = adapter->pdev;
  1184. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  1185. if (!buffer->skb)
  1186. return 1;
  1187. skb = buffer->skb;
  1188. if (!adapter->ahw.cut_through)
  1189. skb_reserve(skb, 2);
  1190. dma = pci_map_single(pdev, skb->data,
  1191. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1192. if (pci_dma_mapping_error(pdev, dma)) {
  1193. dev_kfree_skb_any(skb);
  1194. buffer->skb = NULL;
  1195. return 1;
  1196. }
  1197. buffer->skb = skb;
  1198. buffer->dma = dma;
  1199. buffer->state = NETXEN_BUFFER_BUSY;
  1200. return 0;
  1201. }
  1202. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  1203. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1204. {
  1205. struct netxen_rx_buffer *buffer;
  1206. struct sk_buff *skb;
  1207. buffer = &rds_ring->rx_buf_arr[index];
  1208. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1209. PCI_DMA_FROMDEVICE);
  1210. skb = buffer->skb;
  1211. if (!skb)
  1212. goto no_skb;
  1213. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1214. adapter->stats.csummed++;
  1215. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1216. } else
  1217. skb->ip_summed = CHECKSUM_NONE;
  1218. skb->dev = adapter->netdev;
  1219. buffer->skb = NULL;
  1220. no_skb:
  1221. buffer->state = NETXEN_BUFFER_FREE;
  1222. return skb;
  1223. }
  1224. static struct netxen_rx_buffer *
  1225. netxen_process_rcv(struct netxen_adapter *adapter,
  1226. struct nx_host_sds_ring *sds_ring,
  1227. int ring, u64 sts_data0)
  1228. {
  1229. struct net_device *netdev = adapter->netdev;
  1230. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1231. struct netxen_rx_buffer *buffer;
  1232. struct sk_buff *skb;
  1233. struct nx_host_rds_ring *rds_ring;
  1234. int index, length, cksum, pkt_offset;
  1235. if (unlikely(ring >= adapter->max_rds_rings))
  1236. return NULL;
  1237. rds_ring = &recv_ctx->rds_rings[ring];
  1238. index = netxen_get_sts_refhandle(sts_data0);
  1239. if (unlikely(index >= rds_ring->num_desc))
  1240. return NULL;
  1241. buffer = &rds_ring->rx_buf_arr[index];
  1242. length = netxen_get_sts_totallength(sts_data0);
  1243. cksum = netxen_get_sts_status(sts_data0);
  1244. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  1245. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  1246. if (!skb)
  1247. return buffer;
  1248. if (length > rds_ring->skb_size)
  1249. skb_put(skb, rds_ring->skb_size);
  1250. else
  1251. skb_put(skb, length);
  1252. if (pkt_offset)
  1253. skb_pull(skb, pkt_offset);
  1254. skb->protocol = eth_type_trans(skb, netdev);
  1255. napi_gro_receive(&sds_ring->napi, skb);
  1256. adapter->stats.rx_pkts++;
  1257. adapter->stats.rxbytes += length;
  1258. return buffer;
  1259. }
  1260. #define TCP_HDR_SIZE 20
  1261. #define TCP_TS_OPTION_SIZE 12
  1262. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1263. static struct netxen_rx_buffer *
  1264. netxen_process_lro(struct netxen_adapter *adapter,
  1265. struct nx_host_sds_ring *sds_ring,
  1266. int ring, u64 sts_data0, u64 sts_data1)
  1267. {
  1268. struct net_device *netdev = adapter->netdev;
  1269. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1270. struct netxen_rx_buffer *buffer;
  1271. struct sk_buff *skb;
  1272. struct nx_host_rds_ring *rds_ring;
  1273. struct iphdr *iph;
  1274. struct tcphdr *th;
  1275. bool push, timestamp;
  1276. int l2_hdr_offset, l4_hdr_offset;
  1277. int index;
  1278. u16 lro_length, length, data_offset;
  1279. u32 seq_number;
  1280. if (unlikely(ring > adapter->max_rds_rings))
  1281. return NULL;
  1282. rds_ring = &recv_ctx->rds_rings[ring];
  1283. index = netxen_get_lro_sts_refhandle(sts_data0);
  1284. if (unlikely(index > rds_ring->num_desc))
  1285. return NULL;
  1286. buffer = &rds_ring->rx_buf_arr[index];
  1287. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1288. lro_length = netxen_get_lro_sts_length(sts_data0);
  1289. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1290. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1291. push = netxen_get_lro_sts_push_flag(sts_data0);
  1292. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1293. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1294. if (!skb)
  1295. return buffer;
  1296. if (timestamp)
  1297. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1298. else
  1299. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1300. skb_put(skb, lro_length + data_offset);
  1301. skb_pull(skb, l2_hdr_offset);
  1302. skb->protocol = eth_type_trans(skb, netdev);
  1303. iph = (struct iphdr *)skb->data;
  1304. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1305. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1306. iph->tot_len = htons(length);
  1307. iph->check = 0;
  1308. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1309. th->psh = push;
  1310. th->seq = htonl(seq_number);
  1311. length = skb->len;
  1312. netif_receive_skb(skb);
  1313. adapter->stats.lro_pkts++;
  1314. adapter->stats.rxbytes += length;
  1315. return buffer;
  1316. }
  1317. #define netxen_merge_rx_buffers(list, head) \
  1318. do { list_splice_tail_init(list, head); } while (0);
  1319. int
  1320. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1321. {
  1322. struct netxen_adapter *adapter = sds_ring->adapter;
  1323. struct list_head *cur;
  1324. struct status_desc *desc;
  1325. struct netxen_rx_buffer *rxbuf;
  1326. u32 consumer = sds_ring->consumer;
  1327. int count = 0;
  1328. u64 sts_data0, sts_data1;
  1329. int opcode, ring = 0, desc_cnt;
  1330. while (count < max) {
  1331. desc = &sds_ring->desc_head[consumer];
  1332. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1333. if (!(sts_data0 & STATUS_OWNER_HOST))
  1334. break;
  1335. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1336. opcode = netxen_get_sts_opcode(sts_data0);
  1337. switch (opcode) {
  1338. case NETXEN_NIC_RXPKT_DESC:
  1339. case NETXEN_OLD_RXPKT_DESC:
  1340. case NETXEN_NIC_SYN_OFFLOAD:
  1341. ring = netxen_get_sts_type(sts_data0);
  1342. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1343. ring, sts_data0);
  1344. break;
  1345. case NETXEN_NIC_LRO_DESC:
  1346. ring = netxen_get_lro_sts_type(sts_data0);
  1347. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1348. rxbuf = netxen_process_lro(adapter, sds_ring,
  1349. ring, sts_data0, sts_data1);
  1350. break;
  1351. case NETXEN_NIC_RESPONSE_DESC:
  1352. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1353. default:
  1354. goto skip;
  1355. }
  1356. WARN_ON(desc_cnt > 1);
  1357. if (rxbuf)
  1358. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1359. skip:
  1360. for (; desc_cnt > 0; desc_cnt--) {
  1361. desc = &sds_ring->desc_head[consumer];
  1362. desc->status_desc_data[0] =
  1363. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1364. consumer = get_next_index(consumer, sds_ring->num_desc);
  1365. }
  1366. count++;
  1367. }
  1368. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1369. struct nx_host_rds_ring *rds_ring =
  1370. &adapter->recv_ctx.rds_rings[ring];
  1371. if (!list_empty(&sds_ring->free_list[ring])) {
  1372. list_for_each(cur, &sds_ring->free_list[ring]) {
  1373. rxbuf = list_entry(cur,
  1374. struct netxen_rx_buffer, list);
  1375. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1376. }
  1377. spin_lock(&rds_ring->lock);
  1378. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1379. &rds_ring->free_list);
  1380. spin_unlock(&rds_ring->lock);
  1381. }
  1382. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1383. }
  1384. if (count) {
  1385. sds_ring->consumer = consumer;
  1386. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1387. }
  1388. return count;
  1389. }
  1390. /* Process Command status ring */
  1391. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1392. {
  1393. u32 sw_consumer, hw_consumer;
  1394. int count = 0, i;
  1395. struct netxen_cmd_buffer *buffer;
  1396. struct pci_dev *pdev = adapter->pdev;
  1397. struct net_device *netdev = adapter->netdev;
  1398. struct netxen_skb_frag *frag;
  1399. int done = 0;
  1400. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1401. if (!spin_trylock(&adapter->tx_clean_lock))
  1402. return 1;
  1403. sw_consumer = tx_ring->sw_consumer;
  1404. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1405. while (sw_consumer != hw_consumer) {
  1406. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1407. if (buffer->skb) {
  1408. frag = &buffer->frag_array[0];
  1409. pci_unmap_single(pdev, frag->dma, frag->length,
  1410. PCI_DMA_TODEVICE);
  1411. frag->dma = 0ULL;
  1412. for (i = 1; i < buffer->frag_count; i++) {
  1413. frag++; /* Get the next frag */
  1414. pci_unmap_page(pdev, frag->dma, frag->length,
  1415. PCI_DMA_TODEVICE);
  1416. frag->dma = 0ULL;
  1417. }
  1418. adapter->stats.xmitfinished++;
  1419. dev_kfree_skb_any(buffer->skb);
  1420. buffer->skb = NULL;
  1421. }
  1422. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1423. if (++count >= MAX_STATUS_HANDLE)
  1424. break;
  1425. }
  1426. if (count && netif_running(netdev)) {
  1427. tx_ring->sw_consumer = sw_consumer;
  1428. smp_mb();
  1429. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev))
  1430. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
  1431. netif_wake_queue(netdev);
  1432. adapter->tx_timeo_cnt = 0;
  1433. }
  1434. /*
  1435. * If everything is freed up to consumer then check if the ring is full
  1436. * If the ring is full then check if more needs to be freed and
  1437. * schedule the call back again.
  1438. *
  1439. * This happens when there are 2 CPUs. One could be freeing and the
  1440. * other filling it. If the ring is full when we get out of here and
  1441. * the card has already interrupted the host then the host can miss the
  1442. * interrupt.
  1443. *
  1444. * There is still a possible race condition and the host could miss an
  1445. * interrupt. The card has to take care of this.
  1446. */
  1447. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1448. done = (sw_consumer == hw_consumer);
  1449. spin_unlock(&adapter->tx_clean_lock);
  1450. return done;
  1451. }
  1452. void
  1453. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1454. struct nx_host_rds_ring *rds_ring)
  1455. {
  1456. struct rcv_desc *pdesc;
  1457. struct netxen_rx_buffer *buffer;
  1458. int producer, count = 0;
  1459. netxen_ctx_msg msg = 0;
  1460. struct list_head *head;
  1461. producer = rds_ring->producer;
  1462. head = &rds_ring->free_list;
  1463. while (!list_empty(head)) {
  1464. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1465. if (!buffer->skb) {
  1466. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1467. break;
  1468. }
  1469. count++;
  1470. list_del(&buffer->list);
  1471. /* make a rcv descriptor */
  1472. pdesc = &rds_ring->desc_head[producer];
  1473. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1474. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1475. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1476. producer = get_next_index(producer, rds_ring->num_desc);
  1477. }
  1478. if (count) {
  1479. rds_ring->producer = producer;
  1480. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1481. (producer-1) & (rds_ring->num_desc-1));
  1482. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1483. /*
  1484. * Write a doorbell msg to tell phanmon of change in
  1485. * receive ring producer
  1486. * Only for firmware version < 4.0.0
  1487. */
  1488. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1489. netxen_set_msg_privid(msg);
  1490. netxen_set_msg_count(msg,
  1491. ((producer - 1) &
  1492. (rds_ring->num_desc - 1)));
  1493. netxen_set_msg_ctxid(msg, adapter->portnum);
  1494. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1495. NXWRIO(adapter, DB_NORMALIZE(adapter,
  1496. NETXEN_RCV_PRODUCER_OFFSET), msg);
  1497. }
  1498. }
  1499. }
  1500. static void
  1501. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1502. struct nx_host_rds_ring *rds_ring)
  1503. {
  1504. struct rcv_desc *pdesc;
  1505. struct netxen_rx_buffer *buffer;
  1506. int producer, count = 0;
  1507. struct list_head *head;
  1508. if (!spin_trylock(&rds_ring->lock))
  1509. return;
  1510. producer = rds_ring->producer;
  1511. head = &rds_ring->free_list;
  1512. while (!list_empty(head)) {
  1513. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1514. if (!buffer->skb) {
  1515. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1516. break;
  1517. }
  1518. count++;
  1519. list_del(&buffer->list);
  1520. /* make a rcv descriptor */
  1521. pdesc = &rds_ring->desc_head[producer];
  1522. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1523. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1524. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1525. producer = get_next_index(producer, rds_ring->num_desc);
  1526. }
  1527. if (count) {
  1528. rds_ring->producer = producer;
  1529. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1530. (producer - 1) & (rds_ring->num_desc - 1));
  1531. }
  1532. spin_unlock(&rds_ring->lock);
  1533. }
  1534. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1535. {
  1536. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1537. }