fec_mpc52xx.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099
  1. /*
  2. * Driver for the MPC5200 Fast Ethernet Controller
  3. *
  4. * Originally written by Dale Farnsworth <dfarnsworth@mvista.com> and
  5. * now maintained by Sylvain Munaut <tnt@246tNt.com>
  6. *
  7. * Copyright (C) 2007 Domen Puncer, Telargo, Inc.
  8. * Copyright (C) 2007 Sylvain Munaut <tnt@246tNt.com>
  9. * Copyright (C) 2003-2004 MontaVista, Software, Inc.
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. *
  15. */
  16. #include <linux/module.h>
  17. #include <linux/kernel.h>
  18. #include <linux/types.h>
  19. #include <linux/spinlock.h>
  20. #include <linux/slab.h>
  21. #include <linux/errno.h>
  22. #include <linux/init.h>
  23. #include <linux/crc32.h>
  24. #include <linux/hardirq.h>
  25. #include <linux/delay.h>
  26. #include <linux/of_device.h>
  27. #include <linux/of_mdio.h>
  28. #include <linux/of_platform.h>
  29. #include <linux/netdevice.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/skbuff.h>
  33. #include <asm/io.h>
  34. #include <asm/delay.h>
  35. #include <asm/mpc52xx.h>
  36. #include <sysdev/bestcomm/bestcomm.h>
  37. #include <sysdev/bestcomm/fec.h>
  38. #include "fec_mpc52xx.h"
  39. #define DRIVER_NAME "mpc52xx-fec"
  40. /* Private driver data structure */
  41. struct mpc52xx_fec_priv {
  42. struct net_device *ndev;
  43. int duplex;
  44. int speed;
  45. int r_irq;
  46. int t_irq;
  47. struct mpc52xx_fec __iomem *fec;
  48. struct bcom_task *rx_dmatsk;
  49. struct bcom_task *tx_dmatsk;
  50. spinlock_t lock;
  51. int msg_enable;
  52. /* MDIO link details */
  53. unsigned int mdio_speed;
  54. struct device_node *phy_node;
  55. struct phy_device *phydev;
  56. enum phy_state link;
  57. int seven_wire_mode;
  58. };
  59. static irqreturn_t mpc52xx_fec_interrupt(int, void *);
  60. static irqreturn_t mpc52xx_fec_rx_interrupt(int, void *);
  61. static irqreturn_t mpc52xx_fec_tx_interrupt(int, void *);
  62. static void mpc52xx_fec_stop(struct net_device *dev);
  63. static void mpc52xx_fec_start(struct net_device *dev);
  64. static void mpc52xx_fec_reset(struct net_device *dev);
  65. static u8 mpc52xx_fec_mac_addr[6];
  66. module_param_array_named(mac, mpc52xx_fec_mac_addr, byte, NULL, 0);
  67. MODULE_PARM_DESC(mac, "six hex digits, ie. 0x1,0x2,0xc0,0x01,0xba,0xbe");
  68. #define MPC52xx_MESSAGES_DEFAULT ( NETIF_MSG_DRV | NETIF_MSG_PROBE | \
  69. NETIF_MSG_LINK | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP)
  70. static int debug = -1; /* the above default */
  71. module_param(debug, int, 0);
  72. MODULE_PARM_DESC(debug, "debugging messages level");
  73. static void mpc52xx_fec_tx_timeout(struct net_device *dev)
  74. {
  75. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  76. unsigned long flags;
  77. dev_warn(&dev->dev, "transmit timed out\n");
  78. spin_lock_irqsave(&priv->lock, flags);
  79. mpc52xx_fec_reset(dev);
  80. dev->stats.tx_errors++;
  81. spin_unlock_irqrestore(&priv->lock, flags);
  82. netif_wake_queue(dev);
  83. }
  84. static void mpc52xx_fec_set_paddr(struct net_device *dev, u8 *mac)
  85. {
  86. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  87. struct mpc52xx_fec __iomem *fec = priv->fec;
  88. out_be32(&fec->paddr1, *(u32 *)(&mac[0]));
  89. out_be32(&fec->paddr2, (*(u16 *)(&mac[4]) << 16) | FEC_PADDR2_TYPE);
  90. }
  91. static void mpc52xx_fec_get_paddr(struct net_device *dev, u8 *mac)
  92. {
  93. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  94. struct mpc52xx_fec __iomem *fec = priv->fec;
  95. *(u32 *)(&mac[0]) = in_be32(&fec->paddr1);
  96. *(u16 *)(&mac[4]) = in_be32(&fec->paddr2) >> 16;
  97. }
  98. static int mpc52xx_fec_set_mac_address(struct net_device *dev, void *addr)
  99. {
  100. struct sockaddr *sock = addr;
  101. memcpy(dev->dev_addr, sock->sa_data, dev->addr_len);
  102. mpc52xx_fec_set_paddr(dev, sock->sa_data);
  103. return 0;
  104. }
  105. static void mpc52xx_fec_free_rx_buffers(struct net_device *dev, struct bcom_task *s)
  106. {
  107. while (!bcom_queue_empty(s)) {
  108. struct bcom_fec_bd *bd;
  109. struct sk_buff *skb;
  110. skb = bcom_retrieve_buffer(s, NULL, (struct bcom_bd **)&bd);
  111. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  112. DMA_FROM_DEVICE);
  113. kfree_skb(skb);
  114. }
  115. }
  116. static void
  117. mpc52xx_fec_rx_submit(struct net_device *dev, struct sk_buff *rskb)
  118. {
  119. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  120. struct bcom_fec_bd *bd;
  121. bd = (struct bcom_fec_bd *) bcom_prepare_next_buffer(priv->rx_dmatsk);
  122. bd->status = FEC_RX_BUFFER_SIZE;
  123. bd->skb_pa = dma_map_single(dev->dev.parent, rskb->data,
  124. FEC_RX_BUFFER_SIZE, DMA_FROM_DEVICE);
  125. bcom_submit_next_buffer(priv->rx_dmatsk, rskb);
  126. }
  127. static int mpc52xx_fec_alloc_rx_buffers(struct net_device *dev, struct bcom_task *rxtsk)
  128. {
  129. struct sk_buff *skb;
  130. while (!bcom_queue_full(rxtsk)) {
  131. skb = dev_alloc_skb(FEC_RX_BUFFER_SIZE);
  132. if (!skb)
  133. return -EAGAIN;
  134. /* zero out the initial receive buffers to aid debugging */
  135. memset(skb->data, 0, FEC_RX_BUFFER_SIZE);
  136. mpc52xx_fec_rx_submit(dev, skb);
  137. }
  138. return 0;
  139. }
  140. /* based on generic_adjust_link from fs_enet-main.c */
  141. static void mpc52xx_fec_adjust_link(struct net_device *dev)
  142. {
  143. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  144. struct phy_device *phydev = priv->phydev;
  145. int new_state = 0;
  146. if (phydev->link != PHY_DOWN) {
  147. if (phydev->duplex != priv->duplex) {
  148. struct mpc52xx_fec __iomem *fec = priv->fec;
  149. u32 rcntrl;
  150. u32 tcntrl;
  151. new_state = 1;
  152. priv->duplex = phydev->duplex;
  153. rcntrl = in_be32(&fec->r_cntrl);
  154. tcntrl = in_be32(&fec->x_cntrl);
  155. rcntrl &= ~FEC_RCNTRL_DRT;
  156. tcntrl &= ~FEC_TCNTRL_FDEN;
  157. if (phydev->duplex == DUPLEX_FULL)
  158. tcntrl |= FEC_TCNTRL_FDEN; /* FD enable */
  159. else
  160. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  161. out_be32(&fec->r_cntrl, rcntrl);
  162. out_be32(&fec->x_cntrl, tcntrl);
  163. }
  164. if (phydev->speed != priv->speed) {
  165. new_state = 1;
  166. priv->speed = phydev->speed;
  167. }
  168. if (priv->link == PHY_DOWN) {
  169. new_state = 1;
  170. priv->link = phydev->link;
  171. }
  172. } else if (priv->link) {
  173. new_state = 1;
  174. priv->link = PHY_DOWN;
  175. priv->speed = 0;
  176. priv->duplex = -1;
  177. }
  178. if (new_state && netif_msg_link(priv))
  179. phy_print_status(phydev);
  180. }
  181. static int mpc52xx_fec_open(struct net_device *dev)
  182. {
  183. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  184. int err = -EBUSY;
  185. if (priv->phy_node) {
  186. priv->phydev = of_phy_connect(priv->ndev, priv->phy_node,
  187. mpc52xx_fec_adjust_link, 0, 0);
  188. if (!priv->phydev) {
  189. dev_err(&dev->dev, "of_phy_connect failed\n");
  190. return -ENODEV;
  191. }
  192. phy_start(priv->phydev);
  193. }
  194. if (request_irq(dev->irq, mpc52xx_fec_interrupt, IRQF_SHARED,
  195. DRIVER_NAME "_ctrl", dev)) {
  196. dev_err(&dev->dev, "ctrl interrupt request failed\n");
  197. goto free_phy;
  198. }
  199. if (request_irq(priv->r_irq, mpc52xx_fec_rx_interrupt, 0,
  200. DRIVER_NAME "_rx", dev)) {
  201. dev_err(&dev->dev, "rx interrupt request failed\n");
  202. goto free_ctrl_irq;
  203. }
  204. if (request_irq(priv->t_irq, mpc52xx_fec_tx_interrupt, 0,
  205. DRIVER_NAME "_tx", dev)) {
  206. dev_err(&dev->dev, "tx interrupt request failed\n");
  207. goto free_2irqs;
  208. }
  209. bcom_fec_rx_reset(priv->rx_dmatsk);
  210. bcom_fec_tx_reset(priv->tx_dmatsk);
  211. err = mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  212. if (err) {
  213. dev_err(&dev->dev, "mpc52xx_fec_alloc_rx_buffers failed\n");
  214. goto free_irqs;
  215. }
  216. bcom_enable(priv->rx_dmatsk);
  217. bcom_enable(priv->tx_dmatsk);
  218. mpc52xx_fec_start(dev);
  219. netif_start_queue(dev);
  220. return 0;
  221. free_irqs:
  222. free_irq(priv->t_irq, dev);
  223. free_2irqs:
  224. free_irq(priv->r_irq, dev);
  225. free_ctrl_irq:
  226. free_irq(dev->irq, dev);
  227. free_phy:
  228. if (priv->phydev) {
  229. phy_stop(priv->phydev);
  230. phy_disconnect(priv->phydev);
  231. priv->phydev = NULL;
  232. }
  233. return err;
  234. }
  235. static int mpc52xx_fec_close(struct net_device *dev)
  236. {
  237. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  238. netif_stop_queue(dev);
  239. mpc52xx_fec_stop(dev);
  240. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  241. free_irq(dev->irq, dev);
  242. free_irq(priv->r_irq, dev);
  243. free_irq(priv->t_irq, dev);
  244. if (priv->phydev) {
  245. /* power down phy */
  246. phy_stop(priv->phydev);
  247. phy_disconnect(priv->phydev);
  248. priv->phydev = NULL;
  249. }
  250. return 0;
  251. }
  252. /* This will only be invoked if your driver is _not_ in XOFF state.
  253. * What this means is that you need not check it, and that this
  254. * invariant will hold if you make sure that the netif_*_queue()
  255. * calls are done at the proper times.
  256. */
  257. static int mpc52xx_fec_start_xmit(struct sk_buff *skb, struct net_device *dev)
  258. {
  259. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  260. struct bcom_fec_bd *bd;
  261. unsigned long flags;
  262. if (bcom_queue_full(priv->tx_dmatsk)) {
  263. if (net_ratelimit())
  264. dev_err(&dev->dev, "transmit queue overrun\n");
  265. return NETDEV_TX_BUSY;
  266. }
  267. spin_lock_irqsave(&priv->lock, flags);
  268. bd = (struct bcom_fec_bd *)
  269. bcom_prepare_next_buffer(priv->tx_dmatsk);
  270. bd->status = skb->len | BCOM_FEC_TX_BD_TFD | BCOM_FEC_TX_BD_TC;
  271. bd->skb_pa = dma_map_single(dev->dev.parent, skb->data, skb->len,
  272. DMA_TO_DEVICE);
  273. bcom_submit_next_buffer(priv->tx_dmatsk, skb);
  274. spin_unlock_irqrestore(&priv->lock, flags);
  275. if (bcom_queue_full(priv->tx_dmatsk)) {
  276. netif_stop_queue(dev);
  277. }
  278. return NETDEV_TX_OK;
  279. }
  280. #ifdef CONFIG_NET_POLL_CONTROLLER
  281. static void mpc52xx_fec_poll_controller(struct net_device *dev)
  282. {
  283. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  284. disable_irq(priv->t_irq);
  285. mpc52xx_fec_tx_interrupt(priv->t_irq, dev);
  286. enable_irq(priv->t_irq);
  287. disable_irq(priv->r_irq);
  288. mpc52xx_fec_rx_interrupt(priv->r_irq, dev);
  289. enable_irq(priv->r_irq);
  290. }
  291. #endif
  292. /* This handles BestComm transmit task interrupts
  293. */
  294. static irqreturn_t mpc52xx_fec_tx_interrupt(int irq, void *dev_id)
  295. {
  296. struct net_device *dev = dev_id;
  297. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  298. spin_lock(&priv->lock);
  299. while (bcom_buffer_done(priv->tx_dmatsk)) {
  300. struct sk_buff *skb;
  301. struct bcom_fec_bd *bd;
  302. skb = bcom_retrieve_buffer(priv->tx_dmatsk, NULL,
  303. (struct bcom_bd **)&bd);
  304. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  305. DMA_TO_DEVICE);
  306. dev_kfree_skb_irq(skb);
  307. }
  308. spin_unlock(&priv->lock);
  309. netif_wake_queue(dev);
  310. return IRQ_HANDLED;
  311. }
  312. static irqreturn_t mpc52xx_fec_rx_interrupt(int irq, void *dev_id)
  313. {
  314. struct net_device *dev = dev_id;
  315. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  316. struct sk_buff *rskb; /* received sk_buff */
  317. struct sk_buff *skb; /* new sk_buff to enqueue in its place */
  318. struct bcom_fec_bd *bd;
  319. u32 status, physaddr;
  320. int length;
  321. spin_lock(&priv->lock);
  322. while (bcom_buffer_done(priv->rx_dmatsk)) {
  323. rskb = bcom_retrieve_buffer(priv->rx_dmatsk, &status,
  324. (struct bcom_bd **)&bd);
  325. physaddr = bd->skb_pa;
  326. /* Test for errors in received frame */
  327. if (status & BCOM_FEC_RX_BD_ERRORS) {
  328. /* Drop packet and reuse the buffer */
  329. mpc52xx_fec_rx_submit(dev, rskb);
  330. dev->stats.rx_dropped++;
  331. continue;
  332. }
  333. /* skbs are allocated on open, so now we allocate a new one,
  334. * and remove the old (with the packet) */
  335. skb = dev_alloc_skb(FEC_RX_BUFFER_SIZE);
  336. if (!skb) {
  337. /* Can't get a new one : reuse the same & drop pkt */
  338. dev_notice(&dev->dev, "Low memory - dropped packet.\n");
  339. mpc52xx_fec_rx_submit(dev, rskb);
  340. dev->stats.rx_dropped++;
  341. continue;
  342. }
  343. /* Enqueue the new sk_buff back on the hardware */
  344. mpc52xx_fec_rx_submit(dev, skb);
  345. /* Process the received skb - Drop the spin lock while
  346. * calling into the network stack */
  347. spin_unlock(&priv->lock);
  348. dma_unmap_single(dev->dev.parent, physaddr, rskb->len,
  349. DMA_FROM_DEVICE);
  350. length = status & BCOM_FEC_RX_BD_LEN_MASK;
  351. skb_put(rskb, length - 4); /* length without CRC32 */
  352. rskb->protocol = eth_type_trans(rskb, dev);
  353. netif_rx(rskb);
  354. spin_lock(&priv->lock);
  355. }
  356. spin_unlock(&priv->lock);
  357. return IRQ_HANDLED;
  358. }
  359. static irqreturn_t mpc52xx_fec_interrupt(int irq, void *dev_id)
  360. {
  361. struct net_device *dev = dev_id;
  362. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  363. struct mpc52xx_fec __iomem *fec = priv->fec;
  364. u32 ievent;
  365. ievent = in_be32(&fec->ievent);
  366. ievent &= ~FEC_IEVENT_MII; /* mii is handled separately */
  367. if (!ievent)
  368. return IRQ_NONE;
  369. out_be32(&fec->ievent, ievent); /* clear pending events */
  370. /* on fifo error, soft-reset fec */
  371. if (ievent & (FEC_IEVENT_RFIFO_ERROR | FEC_IEVENT_XFIFO_ERROR)) {
  372. if (net_ratelimit() && (ievent & FEC_IEVENT_RFIFO_ERROR))
  373. dev_warn(&dev->dev, "FEC_IEVENT_RFIFO_ERROR\n");
  374. if (net_ratelimit() && (ievent & FEC_IEVENT_XFIFO_ERROR))
  375. dev_warn(&dev->dev, "FEC_IEVENT_XFIFO_ERROR\n");
  376. spin_lock(&priv->lock);
  377. mpc52xx_fec_reset(dev);
  378. spin_unlock(&priv->lock);
  379. return IRQ_HANDLED;
  380. }
  381. if (ievent & ~FEC_IEVENT_TFINT)
  382. dev_dbg(&dev->dev, "ievent: %08x\n", ievent);
  383. return IRQ_HANDLED;
  384. }
  385. /*
  386. * Get the current statistics.
  387. * This may be called with the card open or closed.
  388. */
  389. static struct net_device_stats *mpc52xx_fec_get_stats(struct net_device *dev)
  390. {
  391. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  392. struct net_device_stats *stats = &dev->stats;
  393. struct mpc52xx_fec __iomem *fec = priv->fec;
  394. stats->rx_bytes = in_be32(&fec->rmon_r_octets);
  395. stats->rx_packets = in_be32(&fec->rmon_r_packets);
  396. stats->rx_errors = in_be32(&fec->rmon_r_crc_align) +
  397. in_be32(&fec->rmon_r_undersize) +
  398. in_be32(&fec->rmon_r_oversize) +
  399. in_be32(&fec->rmon_r_frag) +
  400. in_be32(&fec->rmon_r_jab);
  401. stats->tx_bytes = in_be32(&fec->rmon_t_octets);
  402. stats->tx_packets = in_be32(&fec->rmon_t_packets);
  403. stats->tx_errors = in_be32(&fec->rmon_t_crc_align) +
  404. in_be32(&fec->rmon_t_undersize) +
  405. in_be32(&fec->rmon_t_oversize) +
  406. in_be32(&fec->rmon_t_frag) +
  407. in_be32(&fec->rmon_t_jab);
  408. stats->multicast = in_be32(&fec->rmon_r_mc_pkt);
  409. stats->collisions = in_be32(&fec->rmon_t_col);
  410. /* detailed rx_errors: */
  411. stats->rx_length_errors = in_be32(&fec->rmon_r_undersize)
  412. + in_be32(&fec->rmon_r_oversize)
  413. + in_be32(&fec->rmon_r_frag)
  414. + in_be32(&fec->rmon_r_jab);
  415. stats->rx_over_errors = in_be32(&fec->r_macerr);
  416. stats->rx_crc_errors = in_be32(&fec->ieee_r_crc);
  417. stats->rx_frame_errors = in_be32(&fec->ieee_r_align);
  418. stats->rx_fifo_errors = in_be32(&fec->rmon_r_drop);
  419. stats->rx_missed_errors = in_be32(&fec->rmon_r_drop);
  420. /* detailed tx_errors: */
  421. stats->tx_aborted_errors = 0;
  422. stats->tx_carrier_errors = in_be32(&fec->ieee_t_cserr);
  423. stats->tx_fifo_errors = in_be32(&fec->rmon_t_drop);
  424. stats->tx_heartbeat_errors = in_be32(&fec->ieee_t_sqe);
  425. stats->tx_window_errors = in_be32(&fec->ieee_t_lcol);
  426. return stats;
  427. }
  428. /*
  429. * Read MIB counters in order to reset them,
  430. * then zero all the stats fields in memory
  431. */
  432. static void mpc52xx_fec_reset_stats(struct net_device *dev)
  433. {
  434. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  435. struct mpc52xx_fec __iomem *fec = priv->fec;
  436. out_be32(&fec->mib_control, FEC_MIB_DISABLE);
  437. memset_io(&fec->rmon_t_drop, 0,
  438. offsetof(struct mpc52xx_fec, reserved10) -
  439. offsetof(struct mpc52xx_fec, rmon_t_drop));
  440. out_be32(&fec->mib_control, 0);
  441. memset(&dev->stats, 0, sizeof(dev->stats));
  442. }
  443. /*
  444. * Set or clear the multicast filter for this adaptor.
  445. */
  446. static void mpc52xx_fec_set_multicast_list(struct net_device *dev)
  447. {
  448. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  449. struct mpc52xx_fec __iomem *fec = priv->fec;
  450. u32 rx_control;
  451. rx_control = in_be32(&fec->r_cntrl);
  452. if (dev->flags & IFF_PROMISC) {
  453. rx_control |= FEC_RCNTRL_PROM;
  454. out_be32(&fec->r_cntrl, rx_control);
  455. } else {
  456. rx_control &= ~FEC_RCNTRL_PROM;
  457. out_be32(&fec->r_cntrl, rx_control);
  458. if (dev->flags & IFF_ALLMULTI) {
  459. out_be32(&fec->gaddr1, 0xffffffff);
  460. out_be32(&fec->gaddr2, 0xffffffff);
  461. } else {
  462. u32 crc;
  463. struct netdev_hw_addr *ha;
  464. u32 gaddr1 = 0x00000000;
  465. u32 gaddr2 = 0x00000000;
  466. netdev_for_each_mc_addr(ha, dev) {
  467. crc = ether_crc_le(6, ha->addr) >> 26;
  468. if (crc >= 32)
  469. gaddr1 |= 1 << (crc-32);
  470. else
  471. gaddr2 |= 1 << crc;
  472. }
  473. out_be32(&fec->gaddr1, gaddr1);
  474. out_be32(&fec->gaddr2, gaddr2);
  475. }
  476. }
  477. }
  478. /**
  479. * mpc52xx_fec_hw_init
  480. * @dev: network device
  481. *
  482. * Setup various hardware setting, only needed once on start
  483. */
  484. static void mpc52xx_fec_hw_init(struct net_device *dev)
  485. {
  486. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  487. struct mpc52xx_fec __iomem *fec = priv->fec;
  488. int i;
  489. /* Whack a reset. We should wait for this. */
  490. out_be32(&fec->ecntrl, FEC_ECNTRL_RESET);
  491. for (i = 0; i < FEC_RESET_DELAY; ++i) {
  492. if ((in_be32(&fec->ecntrl) & FEC_ECNTRL_RESET) == 0)
  493. break;
  494. udelay(1);
  495. }
  496. if (i == FEC_RESET_DELAY)
  497. dev_err(&dev->dev, "FEC Reset timeout!\n");
  498. /* set pause to 0x20 frames */
  499. out_be32(&fec->op_pause, FEC_OP_PAUSE_OPCODE | 0x20);
  500. /* high service request will be deasserted when there's < 7 bytes in fifo
  501. * low service request will be deasserted when there's < 4*7 bytes in fifo
  502. */
  503. out_be32(&fec->rfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  504. out_be32(&fec->tfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  505. /* alarm when <= x bytes in FIFO */
  506. out_be32(&fec->rfifo_alarm, 0x0000030c);
  507. out_be32(&fec->tfifo_alarm, 0x00000100);
  508. /* begin transmittion when 256 bytes are in FIFO (or EOF or FIFO full) */
  509. out_be32(&fec->x_wmrk, FEC_FIFO_WMRK_256B);
  510. /* enable crc generation */
  511. out_be32(&fec->xmit_fsm, FEC_XMIT_FSM_APPEND_CRC | FEC_XMIT_FSM_ENABLE_CRC);
  512. out_be32(&fec->iaddr1, 0x00000000); /* No individual filter */
  513. out_be32(&fec->iaddr2, 0x00000000); /* No individual filter */
  514. /* set phy speed.
  515. * this can't be done in phy driver, since it needs to be called
  516. * before fec stuff (even on resume) */
  517. out_be32(&fec->mii_speed, priv->mdio_speed);
  518. }
  519. /**
  520. * mpc52xx_fec_start
  521. * @dev: network device
  522. *
  523. * This function is called to start or restart the FEC during a link
  524. * change. This happens on fifo errors or when switching between half
  525. * and full duplex.
  526. */
  527. static void mpc52xx_fec_start(struct net_device *dev)
  528. {
  529. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  530. struct mpc52xx_fec __iomem *fec = priv->fec;
  531. u32 rcntrl;
  532. u32 tcntrl;
  533. u32 tmp;
  534. /* clear sticky error bits */
  535. tmp = FEC_FIFO_STATUS_ERR | FEC_FIFO_STATUS_UF | FEC_FIFO_STATUS_OF;
  536. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status) & tmp);
  537. out_be32(&fec->tfifo_status, in_be32(&fec->tfifo_status) & tmp);
  538. /* FIFOs will reset on mpc52xx_fec_enable */
  539. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_ENABLE_IS_RESET);
  540. /* Set station address. */
  541. mpc52xx_fec_set_paddr(dev, dev->dev_addr);
  542. mpc52xx_fec_set_multicast_list(dev);
  543. /* set max frame len, enable flow control, select mii mode */
  544. rcntrl = FEC_RX_BUFFER_SIZE << 16; /* max frame length */
  545. rcntrl |= FEC_RCNTRL_FCE;
  546. if (!priv->seven_wire_mode)
  547. rcntrl |= FEC_RCNTRL_MII_MODE;
  548. if (priv->duplex == DUPLEX_FULL)
  549. tcntrl = FEC_TCNTRL_FDEN; /* FD enable */
  550. else {
  551. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  552. tcntrl = 0;
  553. }
  554. out_be32(&fec->r_cntrl, rcntrl);
  555. out_be32(&fec->x_cntrl, tcntrl);
  556. /* Clear any outstanding interrupt. */
  557. out_be32(&fec->ievent, 0xffffffff);
  558. /* Enable interrupts we wish to service. */
  559. out_be32(&fec->imask, FEC_IMASK_ENABLE);
  560. /* And last, enable the transmit and receive processing. */
  561. out_be32(&fec->ecntrl, FEC_ECNTRL_ETHER_EN);
  562. out_be32(&fec->r_des_active, 0x01000000);
  563. }
  564. /**
  565. * mpc52xx_fec_stop
  566. * @dev: network device
  567. *
  568. * stop all activity on fec and empty dma buffers
  569. */
  570. static void mpc52xx_fec_stop(struct net_device *dev)
  571. {
  572. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  573. struct mpc52xx_fec __iomem *fec = priv->fec;
  574. unsigned long timeout;
  575. /* disable all interrupts */
  576. out_be32(&fec->imask, 0);
  577. /* Disable the rx task. */
  578. bcom_disable(priv->rx_dmatsk);
  579. /* Wait for tx queue to drain, but only if we're in process context */
  580. if (!in_interrupt()) {
  581. timeout = jiffies + msecs_to_jiffies(2000);
  582. while (time_before(jiffies, timeout) &&
  583. !bcom_queue_empty(priv->tx_dmatsk))
  584. msleep(100);
  585. if (time_after_eq(jiffies, timeout))
  586. dev_err(&dev->dev, "queues didn't drain\n");
  587. #if 1
  588. if (time_after_eq(jiffies, timeout)) {
  589. dev_err(&dev->dev, " tx: index: %i, outdex: %i\n",
  590. priv->tx_dmatsk->index,
  591. priv->tx_dmatsk->outdex);
  592. dev_err(&dev->dev, " rx: index: %i, outdex: %i\n",
  593. priv->rx_dmatsk->index,
  594. priv->rx_dmatsk->outdex);
  595. }
  596. #endif
  597. }
  598. bcom_disable(priv->tx_dmatsk);
  599. /* Stop FEC */
  600. out_be32(&fec->ecntrl, in_be32(&fec->ecntrl) & ~FEC_ECNTRL_ETHER_EN);
  601. }
  602. /* reset fec and bestcomm tasks */
  603. static void mpc52xx_fec_reset(struct net_device *dev)
  604. {
  605. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  606. struct mpc52xx_fec __iomem *fec = priv->fec;
  607. mpc52xx_fec_stop(dev);
  608. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status));
  609. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_RESET_FIFO);
  610. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  611. mpc52xx_fec_hw_init(dev);
  612. bcom_fec_rx_reset(priv->rx_dmatsk);
  613. bcom_fec_tx_reset(priv->tx_dmatsk);
  614. mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  615. bcom_enable(priv->rx_dmatsk);
  616. bcom_enable(priv->tx_dmatsk);
  617. mpc52xx_fec_start(dev);
  618. netif_wake_queue(dev);
  619. }
  620. /* ethtool interface */
  621. static int mpc52xx_fec_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  622. {
  623. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  624. if (!priv->phydev)
  625. return -ENODEV;
  626. return phy_ethtool_gset(priv->phydev, cmd);
  627. }
  628. static int mpc52xx_fec_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  629. {
  630. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  631. if (!priv->phydev)
  632. return -ENODEV;
  633. return phy_ethtool_sset(priv->phydev, cmd);
  634. }
  635. static u32 mpc52xx_fec_get_msglevel(struct net_device *dev)
  636. {
  637. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  638. return priv->msg_enable;
  639. }
  640. static void mpc52xx_fec_set_msglevel(struct net_device *dev, u32 level)
  641. {
  642. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  643. priv->msg_enable = level;
  644. }
  645. static const struct ethtool_ops mpc52xx_fec_ethtool_ops = {
  646. .get_settings = mpc52xx_fec_get_settings,
  647. .set_settings = mpc52xx_fec_set_settings,
  648. .get_link = ethtool_op_get_link,
  649. .get_msglevel = mpc52xx_fec_get_msglevel,
  650. .set_msglevel = mpc52xx_fec_set_msglevel,
  651. };
  652. static int mpc52xx_fec_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  653. {
  654. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  655. if (!priv->phydev)
  656. return -ENOTSUPP;
  657. return phy_mii_ioctl(priv->phydev, rq, cmd);
  658. }
  659. static const struct net_device_ops mpc52xx_fec_netdev_ops = {
  660. .ndo_open = mpc52xx_fec_open,
  661. .ndo_stop = mpc52xx_fec_close,
  662. .ndo_start_xmit = mpc52xx_fec_start_xmit,
  663. .ndo_set_multicast_list = mpc52xx_fec_set_multicast_list,
  664. .ndo_set_mac_address = mpc52xx_fec_set_mac_address,
  665. .ndo_validate_addr = eth_validate_addr,
  666. .ndo_do_ioctl = mpc52xx_fec_ioctl,
  667. .ndo_change_mtu = eth_change_mtu,
  668. .ndo_tx_timeout = mpc52xx_fec_tx_timeout,
  669. .ndo_get_stats = mpc52xx_fec_get_stats,
  670. #ifdef CONFIG_NET_POLL_CONTROLLER
  671. .ndo_poll_controller = mpc52xx_fec_poll_controller,
  672. #endif
  673. };
  674. /* ======================================================================== */
  675. /* OF Driver */
  676. /* ======================================================================== */
  677. static int __devinit mpc52xx_fec_probe(struct platform_device *op)
  678. {
  679. int rv;
  680. struct net_device *ndev;
  681. struct mpc52xx_fec_priv *priv = NULL;
  682. struct resource mem;
  683. const u32 *prop;
  684. int prop_size;
  685. phys_addr_t rx_fifo;
  686. phys_addr_t tx_fifo;
  687. /* Get the ether ndev & it's private zone */
  688. ndev = alloc_etherdev(sizeof(struct mpc52xx_fec_priv));
  689. if (!ndev)
  690. return -ENOMEM;
  691. priv = netdev_priv(ndev);
  692. priv->ndev = ndev;
  693. /* Reserve FEC control zone */
  694. rv = of_address_to_resource(op->dev.of_node, 0, &mem);
  695. if (rv) {
  696. printk(KERN_ERR DRIVER_NAME ": "
  697. "Error while parsing device node resource\n" );
  698. goto err_netdev;
  699. }
  700. if ((mem.end - mem.start + 1) < sizeof(struct mpc52xx_fec)) {
  701. printk(KERN_ERR DRIVER_NAME
  702. " - invalid resource size (%lx < %x), check mpc52xx_devices.c\n",
  703. (unsigned long)(mem.end - mem.start + 1), sizeof(struct mpc52xx_fec));
  704. rv = -EINVAL;
  705. goto err_netdev;
  706. }
  707. if (!request_mem_region(mem.start, sizeof(struct mpc52xx_fec),
  708. DRIVER_NAME)) {
  709. rv = -EBUSY;
  710. goto err_netdev;
  711. }
  712. /* Init ether ndev with what we have */
  713. ndev->netdev_ops = &mpc52xx_fec_netdev_ops;
  714. ndev->ethtool_ops = &mpc52xx_fec_ethtool_ops;
  715. ndev->watchdog_timeo = FEC_WATCHDOG_TIMEOUT;
  716. ndev->base_addr = mem.start;
  717. SET_NETDEV_DEV(ndev, &op->dev);
  718. spin_lock_init(&priv->lock);
  719. /* ioremap the zones */
  720. priv->fec = ioremap(mem.start, sizeof(struct mpc52xx_fec));
  721. if (!priv->fec) {
  722. rv = -ENOMEM;
  723. goto err_mem_region;
  724. }
  725. /* Bestcomm init */
  726. rx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, rfifo_data);
  727. tx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, tfifo_data);
  728. priv->rx_dmatsk = bcom_fec_rx_init(FEC_RX_NUM_BD, rx_fifo, FEC_RX_BUFFER_SIZE);
  729. priv->tx_dmatsk = bcom_fec_tx_init(FEC_TX_NUM_BD, tx_fifo);
  730. if (!priv->rx_dmatsk || !priv->tx_dmatsk) {
  731. printk(KERN_ERR DRIVER_NAME ": Can not init SDMA tasks\n" );
  732. rv = -ENOMEM;
  733. goto err_rx_tx_dmatsk;
  734. }
  735. /* Get the IRQ we need one by one */
  736. /* Control */
  737. ndev->irq = irq_of_parse_and_map(op->dev.of_node, 0);
  738. /* RX */
  739. priv->r_irq = bcom_get_task_irq(priv->rx_dmatsk);
  740. /* TX */
  741. priv->t_irq = bcom_get_task_irq(priv->tx_dmatsk);
  742. /* MAC address init */
  743. if (!is_zero_ether_addr(mpc52xx_fec_mac_addr))
  744. memcpy(ndev->dev_addr, mpc52xx_fec_mac_addr, 6);
  745. else
  746. mpc52xx_fec_get_paddr(ndev, ndev->dev_addr);
  747. priv->msg_enable = netif_msg_init(debug, MPC52xx_MESSAGES_DEFAULT);
  748. /*
  749. * Link mode configuration
  750. */
  751. /* Start with safe defaults for link connection */
  752. priv->speed = 100;
  753. priv->duplex = DUPLEX_HALF;
  754. priv->mdio_speed = ((mpc5xxx_get_bus_frequency(op->dev.of_node) >> 20) / 5) << 1;
  755. /* The current speed preconfigures the speed of the MII link */
  756. prop = of_get_property(op->dev.of_node, "current-speed", &prop_size);
  757. if (prop && (prop_size >= sizeof(u32) * 2)) {
  758. priv->speed = prop[0];
  759. priv->duplex = prop[1] ? DUPLEX_FULL : DUPLEX_HALF;
  760. }
  761. /* If there is a phy handle, then get the PHY node */
  762. priv->phy_node = of_parse_phandle(op->dev.of_node, "phy-handle", 0);
  763. /* the 7-wire property means don't use MII mode */
  764. if (of_find_property(op->dev.of_node, "fsl,7-wire-mode", NULL)) {
  765. priv->seven_wire_mode = 1;
  766. dev_info(&ndev->dev, "using 7-wire PHY mode\n");
  767. }
  768. /* Hardware init */
  769. mpc52xx_fec_hw_init(ndev);
  770. mpc52xx_fec_reset_stats(ndev);
  771. rv = register_netdev(ndev);
  772. if (rv < 0)
  773. goto err_node;
  774. /* We're done ! */
  775. dev_set_drvdata(&op->dev, ndev);
  776. return 0;
  777. err_node:
  778. of_node_put(priv->phy_node);
  779. irq_dispose_mapping(ndev->irq);
  780. err_rx_tx_dmatsk:
  781. if (priv->rx_dmatsk)
  782. bcom_fec_rx_release(priv->rx_dmatsk);
  783. if (priv->tx_dmatsk)
  784. bcom_fec_tx_release(priv->tx_dmatsk);
  785. iounmap(priv->fec);
  786. err_mem_region:
  787. release_mem_region(mem.start, sizeof(struct mpc52xx_fec));
  788. err_netdev:
  789. free_netdev(ndev);
  790. return rv;
  791. }
  792. static int
  793. mpc52xx_fec_remove(struct platform_device *op)
  794. {
  795. struct net_device *ndev;
  796. struct mpc52xx_fec_priv *priv;
  797. ndev = dev_get_drvdata(&op->dev);
  798. priv = netdev_priv(ndev);
  799. unregister_netdev(ndev);
  800. if (priv->phy_node)
  801. of_node_put(priv->phy_node);
  802. priv->phy_node = NULL;
  803. irq_dispose_mapping(ndev->irq);
  804. bcom_fec_rx_release(priv->rx_dmatsk);
  805. bcom_fec_tx_release(priv->tx_dmatsk);
  806. iounmap(priv->fec);
  807. release_mem_region(ndev->base_addr, sizeof(struct mpc52xx_fec));
  808. free_netdev(ndev);
  809. dev_set_drvdata(&op->dev, NULL);
  810. return 0;
  811. }
  812. #ifdef CONFIG_PM
  813. static int mpc52xx_fec_of_suspend(struct platform_device *op, pm_message_t state)
  814. {
  815. struct net_device *dev = dev_get_drvdata(&op->dev);
  816. if (netif_running(dev))
  817. mpc52xx_fec_close(dev);
  818. return 0;
  819. }
  820. static int mpc52xx_fec_of_resume(struct platform_device *op)
  821. {
  822. struct net_device *dev = dev_get_drvdata(&op->dev);
  823. mpc52xx_fec_hw_init(dev);
  824. mpc52xx_fec_reset_stats(dev);
  825. if (netif_running(dev))
  826. mpc52xx_fec_open(dev);
  827. return 0;
  828. }
  829. #endif
  830. static struct of_device_id mpc52xx_fec_match[] = {
  831. { .compatible = "fsl,mpc5200b-fec", },
  832. { .compatible = "fsl,mpc5200-fec", },
  833. { .compatible = "mpc5200-fec", },
  834. { }
  835. };
  836. MODULE_DEVICE_TABLE(of, mpc52xx_fec_match);
  837. static struct platform_driver mpc52xx_fec_driver = {
  838. .driver = {
  839. .name = DRIVER_NAME,
  840. .owner = THIS_MODULE,
  841. .of_match_table = mpc52xx_fec_match,
  842. },
  843. .probe = mpc52xx_fec_probe,
  844. .remove = mpc52xx_fec_remove,
  845. #ifdef CONFIG_PM
  846. .suspend = mpc52xx_fec_of_suspend,
  847. .resume = mpc52xx_fec_of_resume,
  848. #endif
  849. };
  850. /* ======================================================================== */
  851. /* Module */
  852. /* ======================================================================== */
  853. static int __init
  854. mpc52xx_fec_init(void)
  855. {
  856. #ifdef CONFIG_FEC_MPC52xx_MDIO
  857. int ret;
  858. ret = platform_driver_register(&mpc52xx_fec_mdio_driver);
  859. if (ret) {
  860. printk(KERN_ERR DRIVER_NAME ": failed to register mdio driver\n");
  861. return ret;
  862. }
  863. #endif
  864. return platform_driver_register(&mpc52xx_fec_driver);
  865. }
  866. static void __exit
  867. mpc52xx_fec_exit(void)
  868. {
  869. platform_driver_unregister(&mpc52xx_fec_driver);
  870. #ifdef CONFIG_FEC_MPC52xx_MDIO
  871. platform_driver_unregister(&mpc52xx_fec_mdio_driver);
  872. #endif
  873. }
  874. module_init(mpc52xx_fec_init);
  875. module_exit(mpc52xx_fec_exit);
  876. MODULE_LICENSE("GPL");
  877. MODULE_AUTHOR("Dale Farnsworth");
  878. MODULE_DESCRIPTION("Ethernet driver for the Freescale MPC52xx FEC");