adapter.h 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540
  1. /*
  2. * This file is part of the Chelsio T4 PCI-E SR-IOV Virtual Function Ethernet
  3. * driver for Linux.
  4. *
  5. * Copyright (c) 2009-2010 Chelsio Communications, Inc. All rights reserved.
  6. *
  7. * This software is available to you under a choice of one of two
  8. * licenses. You may choose to be licensed under the terms of the GNU
  9. * General Public License (GPL) Version 2, available from the file
  10. * COPYING in the main directory of this source tree, or the
  11. * OpenIB.org BSD license below:
  12. *
  13. * Redistribution and use in source and binary forms, with or
  14. * without modification, are permitted provided that the following
  15. * conditions are met:
  16. *
  17. * - Redistributions of source code must retain the above
  18. * copyright notice, this list of conditions and the following
  19. * disclaimer.
  20. *
  21. * - Redistributions in binary form must reproduce the above
  22. * copyright notice, this list of conditions and the following
  23. * disclaimer in the documentation and/or other materials
  24. * provided with the distribution.
  25. *
  26. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  27. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  28. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  29. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  30. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  31. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  32. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  33. * SOFTWARE.
  34. */
  35. /*
  36. * This file should not be included directly. Include t4vf_common.h instead.
  37. */
  38. #ifndef __CXGB4VF_ADAPTER_H__
  39. #define __CXGB4VF_ADAPTER_H__
  40. #include <linux/pci.h>
  41. #include <linux/spinlock.h>
  42. #include <linux/skbuff.h>
  43. #include <linux/if_ether.h>
  44. #include <linux/netdevice.h>
  45. #include "../cxgb4/t4_hw.h"
  46. /*
  47. * Constants of the implementation.
  48. */
  49. enum {
  50. MAX_NPORTS = 1, /* max # of "ports" */
  51. MAX_PORT_QSETS = 8, /* max # of Queue Sets / "port" */
  52. MAX_ETH_QSETS = MAX_NPORTS*MAX_PORT_QSETS,
  53. /*
  54. * MSI-X interrupt index usage.
  55. */
  56. MSIX_FW = 0, /* MSI-X index for firmware Q */
  57. MSIX_IQFLINT = 1, /* MSI-X index base for Ingress Qs */
  58. MSIX_EXTRAS = 1,
  59. MSIX_ENTRIES = MAX_ETH_QSETS + MSIX_EXTRAS,
  60. /*
  61. * The maximum number of Ingress and Egress Queues is determined by
  62. * the maximum number of "Queue Sets" which we support plus any
  63. * ancillary queues. Each "Queue Set" requires one Ingress Queue
  64. * for RX Packet Ingress Event notifications and two Egress Queues for
  65. * a Free List and an Ethernet TX list.
  66. */
  67. INGQ_EXTRAS = 2, /* firmware event queue and */
  68. /* forwarded interrupts */
  69. MAX_INGQ = MAX_ETH_QSETS+INGQ_EXTRAS,
  70. MAX_EGRQ = MAX_ETH_QSETS*2,
  71. };
  72. /*
  73. * Forward structure definition references.
  74. */
  75. struct adapter;
  76. struct sge_eth_rxq;
  77. struct sge_rspq;
  78. /*
  79. * Per-"port" information. This is really per-Virtual Interface information
  80. * but the use of the "port" nomanclature makes it easier to go back and forth
  81. * between the PF and VF drivers ...
  82. */
  83. struct port_info {
  84. struct adapter *adapter; /* our adapter */
  85. struct vlan_group *vlan_grp; /* out VLAN group */
  86. u16 viid; /* virtual interface ID */
  87. s16 xact_addr_filt; /* index of our MAC address filter */
  88. u16 rss_size; /* size of VI's RSS table slice */
  89. u8 pidx; /* index into adapter port[] */
  90. u8 port_id; /* physical port ID */
  91. u8 rx_offload; /* CSO, etc. */
  92. u8 nqsets; /* # of "Queue Sets" */
  93. u8 first_qset; /* index of first "Queue Set" */
  94. struct link_config link_cfg; /* physical port configuration */
  95. };
  96. /* port_info.rx_offload flags */
  97. enum {
  98. RX_CSO = 1 << 0,
  99. };
  100. /*
  101. * Scatter Gather Engine resources for the "adapter". Our ingress and egress
  102. * queues are organized into "Queue Sets" with one ingress and one egress
  103. * queue per Queue Set. These Queue Sets are aportionable between the "ports"
  104. * (Virtual Interfaces). One extra ingress queue is used to receive
  105. * asynchronous messages from the firmware. Note that the "Queue IDs" that we
  106. * use here are really "Relative Queue IDs" which are returned as part of the
  107. * firmware command to allocate queues. These queue IDs are relative to the
  108. * absolute Queue ID base of the section of the Queue ID space allocated to
  109. * the PF/VF.
  110. */
  111. /*
  112. * SGE free-list queue state.
  113. */
  114. struct rx_sw_desc;
  115. struct sge_fl {
  116. unsigned int avail; /* # of available RX buffers */
  117. unsigned int pend_cred; /* new buffers since last FL DB ring */
  118. unsigned int cidx; /* consumer index */
  119. unsigned int pidx; /* producer index */
  120. unsigned long alloc_failed; /* # of buffer allocation failures */
  121. unsigned long large_alloc_failed;
  122. unsigned long starving; /* # of times FL was found starving */
  123. /*
  124. * Write-once/infrequently fields.
  125. * -------------------------------
  126. */
  127. unsigned int cntxt_id; /* SGE relative QID for the free list */
  128. unsigned int abs_id; /* SGE absolute QID for the free list */
  129. unsigned int size; /* capacity of free list */
  130. struct rx_sw_desc *sdesc; /* address of SW RX descriptor ring */
  131. __be64 *desc; /* address of HW RX descriptor ring */
  132. dma_addr_t addr; /* PCI bus address of hardware ring */
  133. };
  134. /*
  135. * An ingress packet gather list.
  136. */
  137. struct pkt_gl {
  138. skb_frag_t frags[MAX_SKB_FRAGS];
  139. void *va; /* virtual address of first byte */
  140. unsigned int nfrags; /* # of fragments */
  141. unsigned int tot_len; /* total length of fragments */
  142. };
  143. typedef int (*rspq_handler_t)(struct sge_rspq *, const __be64 *,
  144. const struct pkt_gl *);
  145. /*
  146. * State for an SGE Response Queue.
  147. */
  148. struct sge_rspq {
  149. struct napi_struct napi; /* NAPI scheduling control */
  150. const __be64 *cur_desc; /* current descriptor in queue */
  151. unsigned int cidx; /* consumer index */
  152. u8 gen; /* current generation bit */
  153. u8 next_intr_params; /* holdoff params for next interrupt */
  154. int offset; /* offset into current FL buffer */
  155. unsigned int unhandled_irqs; /* bogus interrupts */
  156. /*
  157. * Write-once/infrequently fields.
  158. * -------------------------------
  159. */
  160. u8 intr_params; /* interrupt holdoff parameters */
  161. u8 pktcnt_idx; /* interrupt packet threshold */
  162. u8 idx; /* queue index within its group */
  163. u16 cntxt_id; /* SGE rel QID for the response Q */
  164. u16 abs_id; /* SGE abs QID for the response Q */
  165. __be64 *desc; /* address of hardware response ring */
  166. dma_addr_t phys_addr; /* PCI bus address of ring */
  167. unsigned int iqe_len; /* entry size */
  168. unsigned int size; /* capcity of response Q */
  169. struct adapter *adapter; /* our adapter */
  170. struct net_device *netdev; /* associated net device */
  171. rspq_handler_t handler; /* the handler for this response Q */
  172. };
  173. /*
  174. * Ethernet queue statistics
  175. */
  176. struct sge_eth_stats {
  177. unsigned long pkts; /* # of ethernet packets */
  178. unsigned long lro_pkts; /* # of LRO super packets */
  179. unsigned long lro_merged; /* # of wire packets merged by LRO */
  180. unsigned long rx_cso; /* # of Rx checksum offloads */
  181. unsigned long vlan_ex; /* # of Rx VLAN extractions */
  182. unsigned long rx_drops; /* # of packets dropped due to no mem */
  183. };
  184. /*
  185. * State for an Ethernet Receive Queue.
  186. */
  187. struct sge_eth_rxq {
  188. struct sge_rspq rspq; /* Response Queue */
  189. struct sge_fl fl; /* Free List */
  190. struct sge_eth_stats stats; /* receive statistics */
  191. };
  192. /*
  193. * SGE Transmit Queue state. This contains all of the resources associated
  194. * with the hardware status of a TX Queue which is a circular ring of hardware
  195. * TX Descriptors. For convenience, it also contains a pointer to a parallel
  196. * "Software Descriptor" array but we don't know anything about it here other
  197. * than its type name.
  198. */
  199. struct tx_desc {
  200. /*
  201. * Egress Queues are measured in units of SGE_EQ_IDXSIZE by the
  202. * hardware: Sizes, Producer and Consumer indices, etc.
  203. */
  204. __be64 flit[SGE_EQ_IDXSIZE/sizeof(__be64)];
  205. };
  206. struct tx_sw_desc;
  207. struct sge_txq {
  208. unsigned int in_use; /* # of in-use TX descriptors */
  209. unsigned int size; /* # of descriptors */
  210. unsigned int cidx; /* SW consumer index */
  211. unsigned int pidx; /* producer index */
  212. unsigned long stops; /* # of times queue has been stopped */
  213. unsigned long restarts; /* # of queue restarts */
  214. /*
  215. * Write-once/infrequently fields.
  216. * -------------------------------
  217. */
  218. unsigned int cntxt_id; /* SGE relative QID for the TX Q */
  219. unsigned int abs_id; /* SGE absolute QID for the TX Q */
  220. struct tx_desc *desc; /* address of HW TX descriptor ring */
  221. struct tx_sw_desc *sdesc; /* address of SW TX descriptor ring */
  222. struct sge_qstat *stat; /* queue status entry */
  223. dma_addr_t phys_addr; /* PCI bus address of hardware ring */
  224. };
  225. /*
  226. * State for an Ethernet Transmit Queue.
  227. */
  228. struct sge_eth_txq {
  229. struct sge_txq q; /* SGE TX Queue */
  230. struct netdev_queue *txq; /* associated netdev TX queue */
  231. unsigned long tso; /* # of TSO requests */
  232. unsigned long tx_cso; /* # of TX checksum offloads */
  233. unsigned long vlan_ins; /* # of TX VLAN insertions */
  234. unsigned long mapping_err; /* # of I/O MMU packet mapping errors */
  235. };
  236. /*
  237. * The complete set of Scatter/Gather Engine resources.
  238. */
  239. struct sge {
  240. /*
  241. * Our "Queue Sets" ...
  242. */
  243. struct sge_eth_txq ethtxq[MAX_ETH_QSETS];
  244. struct sge_eth_rxq ethrxq[MAX_ETH_QSETS];
  245. /*
  246. * Extra ingress queues for asynchronous firmware events and
  247. * forwarded interrupts (when in MSI mode).
  248. */
  249. struct sge_rspq fw_evtq ____cacheline_aligned_in_smp;
  250. struct sge_rspq intrq ____cacheline_aligned_in_smp;
  251. spinlock_t intrq_lock;
  252. /*
  253. * State for managing "starving Free Lists" -- Free Lists which have
  254. * fallen below a certain threshold of buffers available to the
  255. * hardware and attempts to refill them up to that threshold have
  256. * failed. We have a regular "slow tick" timer process which will
  257. * make periodic attempts to refill these starving Free Lists ...
  258. */
  259. DECLARE_BITMAP(starving_fl, MAX_EGRQ);
  260. struct timer_list rx_timer;
  261. /*
  262. * State for cleaning up completed TX descriptors.
  263. */
  264. struct timer_list tx_timer;
  265. /*
  266. * Write-once/infrequently fields.
  267. * -------------------------------
  268. */
  269. u16 max_ethqsets; /* # of available Ethernet queue sets */
  270. u16 ethqsets; /* # of active Ethernet queue sets */
  271. u16 ethtxq_rover; /* Tx queue to clean up next */
  272. u16 timer_val[SGE_NTIMERS]; /* interrupt holdoff timer array */
  273. u8 counter_val[SGE_NCOUNTERS]; /* interrupt RX threshold array */
  274. /*
  275. * Reverse maps from Absolute Queue IDs to associated queue pointers.
  276. * The absolute Queue IDs are in a compact range which start at a
  277. * [potentially large] Base Queue ID. We perform the reverse map by
  278. * first converting the Absolute Queue ID into a Relative Queue ID by
  279. * subtracting off the Base Queue ID and then use a Relative Queue ID
  280. * indexed table to get the pointer to the corresponding software
  281. * queue structure.
  282. */
  283. unsigned int egr_base;
  284. unsigned int ingr_base;
  285. void *egr_map[MAX_EGRQ];
  286. struct sge_rspq *ingr_map[MAX_INGQ];
  287. };
  288. /*
  289. * Utility macros to convert Absolute- to Relative-Queue indices and Egress-
  290. * and Ingress-Queues. The EQ_MAP() and IQ_MAP() macros which provide
  291. * pointers to Ingress- and Egress-Queues can be used as both L- and R-values
  292. */
  293. #define EQ_IDX(s, abs_id) ((unsigned int)((abs_id) - (s)->egr_base))
  294. #define IQ_IDX(s, abs_id) ((unsigned int)((abs_id) - (s)->ingr_base))
  295. #define EQ_MAP(s, abs_id) ((s)->egr_map[EQ_IDX(s, abs_id)])
  296. #define IQ_MAP(s, abs_id) ((s)->ingr_map[IQ_IDX(s, abs_id)])
  297. /*
  298. * Macro to iterate across Queue Sets ("rxq" is a historic misnomer).
  299. */
  300. #define for_each_ethrxq(sge, iter) \
  301. for (iter = 0; iter < (sge)->ethqsets; iter++)
  302. /*
  303. * Per-"adapter" (Virtual Function) information.
  304. */
  305. struct adapter {
  306. /* PCI resources */
  307. void __iomem *regs;
  308. struct pci_dev *pdev;
  309. struct device *pdev_dev;
  310. /* "adapter" resources */
  311. unsigned long registered_device_map;
  312. unsigned long open_device_map;
  313. unsigned long flags;
  314. struct adapter_params params;
  315. /* queue and interrupt resources */
  316. struct {
  317. unsigned short vec;
  318. char desc[22];
  319. } msix_info[MSIX_ENTRIES];
  320. struct sge sge;
  321. /* Linux network device resources */
  322. struct net_device *port[MAX_NPORTS];
  323. const char *name;
  324. unsigned int msg_enable;
  325. /* debugfs resources */
  326. struct dentry *debugfs_root;
  327. /* various locks */
  328. spinlock_t stats_lock;
  329. };
  330. enum { /* adapter flags */
  331. FULL_INIT_DONE = (1UL << 0),
  332. USING_MSI = (1UL << 1),
  333. USING_MSIX = (1UL << 2),
  334. QUEUES_BOUND = (1UL << 3),
  335. };
  336. /*
  337. * The following register read/write routine definitions are required by
  338. * the common code.
  339. */
  340. /**
  341. * t4_read_reg - read a HW register
  342. * @adapter: the adapter
  343. * @reg_addr: the register address
  344. *
  345. * Returns the 32-bit value of the given HW register.
  346. */
  347. static inline u32 t4_read_reg(struct adapter *adapter, u32 reg_addr)
  348. {
  349. return readl(adapter->regs + reg_addr);
  350. }
  351. /**
  352. * t4_write_reg - write a HW register
  353. * @adapter: the adapter
  354. * @reg_addr: the register address
  355. * @val: the value to write
  356. *
  357. * Write a 32-bit value into the given HW register.
  358. */
  359. static inline void t4_write_reg(struct adapter *adapter, u32 reg_addr, u32 val)
  360. {
  361. writel(val, adapter->regs + reg_addr);
  362. }
  363. #ifndef readq
  364. static inline u64 readq(const volatile void __iomem *addr)
  365. {
  366. return readl(addr) + ((u64)readl(addr + 4) << 32);
  367. }
  368. static inline void writeq(u64 val, volatile void __iomem *addr)
  369. {
  370. writel(val, addr);
  371. writel(val >> 32, addr + 4);
  372. }
  373. #endif
  374. /**
  375. * t4_read_reg64 - read a 64-bit HW register
  376. * @adapter: the adapter
  377. * @reg_addr: the register address
  378. *
  379. * Returns the 64-bit value of the given HW register.
  380. */
  381. static inline u64 t4_read_reg64(struct adapter *adapter, u32 reg_addr)
  382. {
  383. return readq(adapter->regs + reg_addr);
  384. }
  385. /**
  386. * t4_write_reg64 - write a 64-bit HW register
  387. * @adapter: the adapter
  388. * @reg_addr: the register address
  389. * @val: the value to write
  390. *
  391. * Write a 64-bit value into the given HW register.
  392. */
  393. static inline void t4_write_reg64(struct adapter *adapter, u32 reg_addr,
  394. u64 val)
  395. {
  396. writeq(val, adapter->regs + reg_addr);
  397. }
  398. /**
  399. * port_name - return the string name of a port
  400. * @adapter: the adapter
  401. * @pidx: the port index
  402. *
  403. * Return the string name of the selected port.
  404. */
  405. static inline const char *port_name(struct adapter *adapter, int pidx)
  406. {
  407. return adapter->port[pidx]->name;
  408. }
  409. /**
  410. * t4_os_set_hw_addr - store a port's MAC address in SW
  411. * @adapter: the adapter
  412. * @pidx: the port index
  413. * @hw_addr: the Ethernet address
  414. *
  415. * Store the Ethernet address of the given port in SW. Called by the common
  416. * code when it retrieves a port's Ethernet address from EEPROM.
  417. */
  418. static inline void t4_os_set_hw_addr(struct adapter *adapter, int pidx,
  419. u8 hw_addr[])
  420. {
  421. memcpy(adapter->port[pidx]->dev_addr, hw_addr, ETH_ALEN);
  422. memcpy(adapter->port[pidx]->perm_addr, hw_addr, ETH_ALEN);
  423. }
  424. /**
  425. * netdev2pinfo - return the port_info structure associated with a net_device
  426. * @dev: the netdev
  427. *
  428. * Return the struct port_info associated with a net_device
  429. */
  430. static inline struct port_info *netdev2pinfo(const struct net_device *dev)
  431. {
  432. return netdev_priv(dev);
  433. }
  434. /**
  435. * adap2pinfo - return the port_info of a port
  436. * @adap: the adapter
  437. * @pidx: the port index
  438. *
  439. * Return the port_info structure for the adapter.
  440. */
  441. static inline struct port_info *adap2pinfo(struct adapter *adapter, int pidx)
  442. {
  443. return netdev_priv(adapter->port[pidx]);
  444. }
  445. /**
  446. * netdev2adap - return the adapter structure associated with a net_device
  447. * @dev: the netdev
  448. *
  449. * Return the struct adapter associated with a net_device
  450. */
  451. static inline struct adapter *netdev2adap(const struct net_device *dev)
  452. {
  453. return netdev2pinfo(dev)->adapter;
  454. }
  455. /*
  456. * OS "Callback" function declarations. These are functions that the OS code
  457. * is "contracted" to provide for the common code.
  458. */
  459. void t4vf_os_link_changed(struct adapter *, int, int);
  460. /*
  461. * SGE function prototype declarations.
  462. */
  463. int t4vf_sge_alloc_rxq(struct adapter *, struct sge_rspq *, bool,
  464. struct net_device *, int,
  465. struct sge_fl *, rspq_handler_t);
  466. int t4vf_sge_alloc_eth_txq(struct adapter *, struct sge_eth_txq *,
  467. struct net_device *, struct netdev_queue *,
  468. unsigned int);
  469. void t4vf_free_sge_resources(struct adapter *);
  470. int t4vf_eth_xmit(struct sk_buff *, struct net_device *);
  471. int t4vf_ethrx_handler(struct sge_rspq *, const __be64 *,
  472. const struct pkt_gl *);
  473. irq_handler_t t4vf_intr_handler(struct adapter *);
  474. irqreturn_t t4vf_sge_intr_msix(int, void *);
  475. int t4vf_sge_init(struct adapter *);
  476. void t4vf_sge_start(struct adapter *);
  477. void t4vf_sge_stop(struct adapter *);
  478. #endif /* __CXGB4VF_ADAPTER_H__ */