iwl4965-base.c 207 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * James P. Ketrenos <ipw2100-admin@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/version.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. static int iwl4965_tx_queue_update_write_ptr(struct iwl_priv *priv,
  52. struct iwl4965_tx_queue *txq);
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
  61. */
  62. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link 4965AGN driver for Linux"
  63. #ifdef CONFIG_IWLWIFI_DEBUG
  64. #define VD "d"
  65. #else
  66. #define VD
  67. #endif
  68. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  69. #define VS "s"
  70. #else
  71. #define VS
  72. #endif
  73. #define DRV_VERSION IWLWIFI_VERSION VD VS
  74. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  75. MODULE_VERSION(DRV_VERSION);
  76. MODULE_AUTHOR(DRV_COPYRIGHT);
  77. MODULE_LICENSE("GPL");
  78. __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr)
  79. {
  80. u16 fc = le16_to_cpu(hdr->frame_control);
  81. int hdr_len = ieee80211_get_hdrlen(fc);
  82. if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA))
  83. return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN);
  84. return NULL;
  85. }
  86. static const struct ieee80211_supported_band *iwl_get_hw_mode(
  87. struct iwl_priv *priv, enum ieee80211_band band)
  88. {
  89. return priv->hw->wiphy->bands[band];
  90. }
  91. static int iwl4965_is_empty_essid(const char *essid, int essid_len)
  92. {
  93. /* Single white space is for Linksys APs */
  94. if (essid_len == 1 && essid[0] == ' ')
  95. return 1;
  96. /* Otherwise, if the entire essid is 0, we assume it is hidden */
  97. while (essid_len) {
  98. essid_len--;
  99. if (essid[essid_len] != '\0')
  100. return 0;
  101. }
  102. return 1;
  103. }
  104. static const char *iwl4965_escape_essid(const char *essid, u8 essid_len)
  105. {
  106. static char escaped[IW_ESSID_MAX_SIZE * 2 + 1];
  107. const char *s = essid;
  108. char *d = escaped;
  109. if (iwl4965_is_empty_essid(essid, essid_len)) {
  110. memcpy(escaped, "<hidden>", sizeof("<hidden>"));
  111. return escaped;
  112. }
  113. essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE);
  114. while (essid_len--) {
  115. if (*s == '\0') {
  116. *d++ = '\\';
  117. *d++ = '0';
  118. s++;
  119. } else
  120. *d++ = *s++;
  121. }
  122. *d = '\0';
  123. return escaped;
  124. }
  125. /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
  126. * DMA services
  127. *
  128. * Theory of operation
  129. *
  130. * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
  131. * of buffer descriptors, each of which points to one or more data buffers for
  132. * the device to read from or fill. Driver and device exchange status of each
  133. * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
  134. * entries in each circular buffer, to protect against confusing empty and full
  135. * queue states.
  136. *
  137. * The device reads or writes the data in the queues via the device's several
  138. * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
  139. *
  140. * For Tx queue, there are low mark and high mark limits. If, after queuing
  141. * the packet for Tx, free space become < low mark, Tx queue stopped. When
  142. * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
  143. * Tx queue resumed.
  144. *
  145. * The 4965 operates with up to 17 queues: One receive queue, one transmit
  146. * queue (#4) for sending commands to the device firmware, and 15 other
  147. * Tx queues that may be mapped to prioritized Tx DMA/FIFO channels.
  148. *
  149. * See more detailed info in iwl-4965-hw.h.
  150. ***************************************************/
  151. int iwl4965_queue_space(const struct iwl4965_queue *q)
  152. {
  153. int s = q->read_ptr - q->write_ptr;
  154. if (q->read_ptr > q->write_ptr)
  155. s -= q->n_bd;
  156. if (s <= 0)
  157. s += q->n_window;
  158. /* keep some reserve to not confuse empty and full situations */
  159. s -= 2;
  160. if (s < 0)
  161. s = 0;
  162. return s;
  163. }
  164. static inline int x2_queue_used(const struct iwl4965_queue *q, int i)
  165. {
  166. return q->write_ptr > q->read_ptr ?
  167. (i >= q->read_ptr && i < q->write_ptr) :
  168. !(i < q->read_ptr && i >= q->write_ptr);
  169. }
  170. static inline u8 get_cmd_index(struct iwl4965_queue *q, u32 index, int is_huge)
  171. {
  172. /* This is for scan command, the big buffer at end of command array */
  173. if (is_huge)
  174. return q->n_window; /* must be power of 2 */
  175. /* Otherwise, use normal size buffers */
  176. return index & (q->n_window - 1);
  177. }
  178. /**
  179. * iwl4965_queue_init - Initialize queue's high/low-water and read/write indexes
  180. */
  181. static int iwl4965_queue_init(struct iwl_priv *priv, struct iwl4965_queue *q,
  182. int count, int slots_num, u32 id)
  183. {
  184. q->n_bd = count;
  185. q->n_window = slots_num;
  186. q->id = id;
  187. /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
  188. * and iwl_queue_dec_wrap are broken. */
  189. BUG_ON(!is_power_of_2(count));
  190. /* slots_num must be power-of-two size, otherwise
  191. * get_cmd_index is broken. */
  192. BUG_ON(!is_power_of_2(slots_num));
  193. q->low_mark = q->n_window / 4;
  194. if (q->low_mark < 4)
  195. q->low_mark = 4;
  196. q->high_mark = q->n_window / 8;
  197. if (q->high_mark < 2)
  198. q->high_mark = 2;
  199. q->write_ptr = q->read_ptr = 0;
  200. return 0;
  201. }
  202. /**
  203. * iwl4965_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue
  204. */
  205. static int iwl4965_tx_queue_alloc(struct iwl_priv *priv,
  206. struct iwl4965_tx_queue *txq, u32 id)
  207. {
  208. struct pci_dev *dev = priv->pci_dev;
  209. /* Driver private data, only for Tx (not command) queues,
  210. * not shared with device. */
  211. if (id != IWL_CMD_QUEUE_NUM) {
  212. txq->txb = kmalloc(sizeof(txq->txb[0]) *
  213. TFD_QUEUE_SIZE_MAX, GFP_KERNEL);
  214. if (!txq->txb) {
  215. IWL_ERROR("kmalloc for auxiliary BD "
  216. "structures failed\n");
  217. goto error;
  218. }
  219. } else
  220. txq->txb = NULL;
  221. /* Circular buffer of transmit frame descriptors (TFDs),
  222. * shared with device */
  223. txq->bd = pci_alloc_consistent(dev,
  224. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX,
  225. &txq->q.dma_addr);
  226. if (!txq->bd) {
  227. IWL_ERROR("pci_alloc_consistent(%zd) failed\n",
  228. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX);
  229. goto error;
  230. }
  231. txq->q.id = id;
  232. return 0;
  233. error:
  234. if (txq->txb) {
  235. kfree(txq->txb);
  236. txq->txb = NULL;
  237. }
  238. return -ENOMEM;
  239. }
  240. /**
  241. * iwl4965_tx_queue_init - Allocate and initialize one tx/cmd queue
  242. */
  243. int iwl4965_tx_queue_init(struct iwl_priv *priv,
  244. struct iwl4965_tx_queue *txq, int slots_num, u32 txq_id)
  245. {
  246. struct pci_dev *dev = priv->pci_dev;
  247. int len;
  248. int rc = 0;
  249. /*
  250. * Alloc buffer array for commands (Tx or other types of commands).
  251. * For the command queue (#4), allocate command space + one big
  252. * command for scan, since scan command is very huge; the system will
  253. * not have two scans at the same time, so only one is needed.
  254. * For normal Tx queues (all other queues), no super-size command
  255. * space is needed.
  256. */
  257. len = sizeof(struct iwl_cmd) * slots_num;
  258. if (txq_id == IWL_CMD_QUEUE_NUM)
  259. len += IWL_MAX_SCAN_SIZE;
  260. txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd);
  261. if (!txq->cmd)
  262. return -ENOMEM;
  263. /* Alloc driver data array and TFD circular buffer */
  264. rc = iwl4965_tx_queue_alloc(priv, txq, txq_id);
  265. if (rc) {
  266. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  267. return -ENOMEM;
  268. }
  269. txq->need_update = 0;
  270. /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
  271. * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
  272. BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
  273. /* Initialize queue's high/low-water marks, and head/tail indexes */
  274. iwl4965_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
  275. /* Tell device where to find queue */
  276. iwl4965_hw_tx_queue_init(priv, txq);
  277. return 0;
  278. }
  279. /**
  280. * iwl4965_tx_queue_free - Deallocate DMA queue.
  281. * @txq: Transmit queue to deallocate.
  282. *
  283. * Empty queue by removing and destroying all BD's.
  284. * Free all buffers.
  285. * 0-fill, but do not free "txq" descriptor structure.
  286. */
  287. void iwl4965_tx_queue_free(struct iwl_priv *priv, struct iwl4965_tx_queue *txq)
  288. {
  289. struct iwl4965_queue *q = &txq->q;
  290. struct pci_dev *dev = priv->pci_dev;
  291. int len;
  292. if (q->n_bd == 0)
  293. return;
  294. /* first, empty all BD's */
  295. for (; q->write_ptr != q->read_ptr;
  296. q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd))
  297. iwl4965_hw_txq_free_tfd(priv, txq);
  298. len = sizeof(struct iwl_cmd) * q->n_window;
  299. if (q->id == IWL_CMD_QUEUE_NUM)
  300. len += IWL_MAX_SCAN_SIZE;
  301. /* De-alloc array of command/tx buffers */
  302. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  303. /* De-alloc circular buffer of TFDs */
  304. if (txq->q.n_bd)
  305. pci_free_consistent(dev, sizeof(struct iwl4965_tfd_frame) *
  306. txq->q.n_bd, txq->bd, txq->q.dma_addr);
  307. /* De-alloc array of per-TFD driver data */
  308. if (txq->txb) {
  309. kfree(txq->txb);
  310. txq->txb = NULL;
  311. }
  312. /* 0-fill queue descriptor structure */
  313. memset(txq, 0, sizeof(*txq));
  314. }
  315. const u8 iwl4965_broadcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  316. /*************** STATION TABLE MANAGEMENT ****
  317. * mac80211 should be examined to determine if sta_info is duplicating
  318. * the functionality provided here
  319. */
  320. /**************************************************************/
  321. #if 0 /* temporary disable till we add real remove station */
  322. /**
  323. * iwl4965_remove_station - Remove driver's knowledge of station.
  324. *
  325. * NOTE: This does not remove station from device's station table.
  326. */
  327. static u8 iwl4965_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  328. {
  329. int index = IWL_INVALID_STATION;
  330. int i;
  331. unsigned long flags;
  332. spin_lock_irqsave(&priv->sta_lock, flags);
  333. if (is_ap)
  334. index = IWL_AP_ID;
  335. else if (is_broadcast_ether_addr(addr))
  336. index = priv->hw_params.bcast_sta_id;
  337. else
  338. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++)
  339. if (priv->stations[i].used &&
  340. !compare_ether_addr(priv->stations[i].sta.sta.addr,
  341. addr)) {
  342. index = i;
  343. break;
  344. }
  345. if (unlikely(index == IWL_INVALID_STATION))
  346. goto out;
  347. if (priv->stations[index].used) {
  348. priv->stations[index].used = 0;
  349. priv->num_stations--;
  350. }
  351. BUG_ON(priv->num_stations < 0);
  352. out:
  353. spin_unlock_irqrestore(&priv->sta_lock, flags);
  354. return 0;
  355. }
  356. #endif
  357. /**
  358. * iwl4965_add_station_flags - Add station to tables in driver and device
  359. */
  360. u8 iwl4965_add_station_flags(struct iwl_priv *priv, const u8 *addr,
  361. int is_ap, u8 flags, void *ht_data)
  362. {
  363. int i;
  364. int index = IWL_INVALID_STATION;
  365. struct iwl4965_station_entry *station;
  366. unsigned long flags_spin;
  367. DECLARE_MAC_BUF(mac);
  368. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  369. if (is_ap)
  370. index = IWL_AP_ID;
  371. else if (is_broadcast_ether_addr(addr))
  372. index = priv->hw_params.bcast_sta_id;
  373. else
  374. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++) {
  375. if (!compare_ether_addr(priv->stations[i].sta.sta.addr,
  376. addr)) {
  377. index = i;
  378. break;
  379. }
  380. if (!priv->stations[i].used &&
  381. index == IWL_INVALID_STATION)
  382. index = i;
  383. }
  384. /* These two conditions have the same outcome, but keep them separate
  385. since they have different meanings */
  386. if (unlikely(index == IWL_INVALID_STATION)) {
  387. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  388. return index;
  389. }
  390. if (priv->stations[index].used &&
  391. !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) {
  392. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  393. return index;
  394. }
  395. IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr));
  396. station = &priv->stations[index];
  397. station->used = 1;
  398. priv->num_stations++;
  399. /* Set up the REPLY_ADD_STA command to send to device */
  400. memset(&station->sta, 0, sizeof(struct iwl4965_addsta_cmd));
  401. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  402. station->sta.mode = 0;
  403. station->sta.sta.sta_id = index;
  404. station->sta.station_flags = 0;
  405. #ifdef CONFIG_IWL4965_HT
  406. /* BCAST station and IBSS stations do not work in HT mode */
  407. if (index != priv->hw_params.bcast_sta_id &&
  408. priv->iw_mode != IEEE80211_IF_TYPE_IBSS)
  409. iwl4965_set_ht_add_station(priv, index,
  410. (struct ieee80211_ht_info *) ht_data);
  411. #endif /*CONFIG_IWL4965_HT*/
  412. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  413. /* Add station to device's station table */
  414. iwl4965_send_add_station(priv, &station->sta, flags);
  415. return index;
  416. }
  417. /*************** HOST COMMAND QUEUE FUNCTIONS *****/
  418. /**
  419. * iwl4965_enqueue_hcmd - enqueue a uCode command
  420. * @priv: device private data point
  421. * @cmd: a point to the ucode command structure
  422. *
  423. * The function returns < 0 values to indicate the operation is
  424. * failed. On success, it turns the index (> 0) of command in the
  425. * command queue.
  426. */
  427. int iwl4965_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
  428. {
  429. struct iwl4965_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM];
  430. struct iwl4965_queue *q = &txq->q;
  431. struct iwl4965_tfd_frame *tfd;
  432. u32 *control_flags;
  433. struct iwl_cmd *out_cmd;
  434. u32 idx;
  435. u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr));
  436. dma_addr_t phys_addr;
  437. int ret;
  438. unsigned long flags;
  439. /* If any of the command structures end up being larger than
  440. * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
  441. * we will need to increase the size of the TFD entries */
  442. BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
  443. !(cmd->meta.flags & CMD_SIZE_HUGE));
  444. if (iwl_is_rfkill(priv)) {
  445. IWL_DEBUG_INFO("Not sending command - RF KILL");
  446. return -EIO;
  447. }
  448. if (iwl4965_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) {
  449. IWL_ERROR("No space for Tx\n");
  450. return -ENOSPC;
  451. }
  452. spin_lock_irqsave(&priv->hcmd_lock, flags);
  453. tfd = &txq->bd[q->write_ptr];
  454. memset(tfd, 0, sizeof(*tfd));
  455. control_flags = (u32 *) tfd;
  456. idx = get_cmd_index(q, q->write_ptr, cmd->meta.flags & CMD_SIZE_HUGE);
  457. out_cmd = &txq->cmd[idx];
  458. out_cmd->hdr.cmd = cmd->id;
  459. memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta));
  460. memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
  461. /* At this point, the out_cmd now has all of the incoming cmd
  462. * information */
  463. out_cmd->hdr.flags = 0;
  464. out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) |
  465. INDEX_TO_SEQ(q->write_ptr));
  466. if (out_cmd->meta.flags & CMD_SIZE_HUGE)
  467. out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME);
  468. phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx +
  469. offsetof(struct iwl_cmd, hdr);
  470. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size);
  471. IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, "
  472. "%d bytes at %d[%d]:%d\n",
  473. get_cmd_string(out_cmd->hdr.cmd),
  474. out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
  475. fix_size, q->write_ptr, idx, IWL_CMD_QUEUE_NUM);
  476. txq->need_update = 1;
  477. /* Set up entry in queue's byte count circular buffer */
  478. priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, 0);
  479. /* Increment and update queue's write index */
  480. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  481. ret = iwl4965_tx_queue_update_write_ptr(priv, txq);
  482. spin_unlock_irqrestore(&priv->hcmd_lock, flags);
  483. return ret ? ret : idx;
  484. }
  485. static void iwl4965_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  486. {
  487. struct iwl4965_rxon_cmd *rxon = &priv->staging_rxon;
  488. if (hw_decrypt)
  489. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  490. else
  491. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  492. }
  493. /**
  494. * iwl4965_rxon_add_station - add station into station table.
  495. *
  496. * there is only one AP station with id= IWL_AP_ID
  497. * NOTE: mutex must be held before calling this fnction
  498. */
  499. static int iwl4965_rxon_add_station(struct iwl_priv *priv,
  500. const u8 *addr, int is_ap)
  501. {
  502. u8 sta_id;
  503. /* Add station to device's station table */
  504. #ifdef CONFIG_IWL4965_HT
  505. struct ieee80211_conf *conf = &priv->hw->conf;
  506. struct ieee80211_ht_info *cur_ht_config = &conf->ht_conf;
  507. if ((is_ap) &&
  508. (conf->flags & IEEE80211_CONF_SUPPORT_HT_MODE) &&
  509. (priv->iw_mode == IEEE80211_IF_TYPE_STA))
  510. sta_id = iwl4965_add_station_flags(priv, addr, is_ap,
  511. 0, cur_ht_config);
  512. else
  513. #endif /* CONFIG_IWL4965_HT */
  514. sta_id = iwl4965_add_station_flags(priv, addr, is_ap,
  515. 0, NULL);
  516. /* Set up default rate scaling table in device's station table */
  517. iwl4965_add_station(priv, addr, is_ap);
  518. return sta_id;
  519. }
  520. /**
  521. * iwl4965_check_rxon_cmd - validate RXON structure is valid
  522. *
  523. * NOTE: This is really only useful during development and can eventually
  524. * be #ifdef'd out once the driver is stable and folks aren't actively
  525. * making changes
  526. */
  527. static int iwl4965_check_rxon_cmd(struct iwl4965_rxon_cmd *rxon)
  528. {
  529. int error = 0;
  530. int counter = 1;
  531. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  532. error |= le32_to_cpu(rxon->flags &
  533. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  534. RXON_FLG_RADAR_DETECT_MSK));
  535. if (error)
  536. IWL_WARNING("check 24G fields %d | %d\n",
  537. counter++, error);
  538. } else {
  539. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  540. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  541. if (error)
  542. IWL_WARNING("check 52 fields %d | %d\n",
  543. counter++, error);
  544. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  545. if (error)
  546. IWL_WARNING("check 52 CCK %d | %d\n",
  547. counter++, error);
  548. }
  549. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  550. if (error)
  551. IWL_WARNING("check mac addr %d | %d\n", counter++, error);
  552. /* make sure basic rates 6Mbps and 1Mbps are supported */
  553. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  554. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  555. if (error)
  556. IWL_WARNING("check basic rate %d | %d\n", counter++, error);
  557. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  558. if (error)
  559. IWL_WARNING("check assoc id %d | %d\n", counter++, error);
  560. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  561. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  562. if (error)
  563. IWL_WARNING("check CCK and short slot %d | %d\n",
  564. counter++, error);
  565. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  566. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  567. if (error)
  568. IWL_WARNING("check CCK & auto detect %d | %d\n",
  569. counter++, error);
  570. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  571. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  572. if (error)
  573. IWL_WARNING("check TGG and auto detect %d | %d\n",
  574. counter++, error);
  575. if (error)
  576. IWL_WARNING("Tuning to channel %d\n",
  577. le16_to_cpu(rxon->channel));
  578. if (error) {
  579. IWL_ERROR("Not a valid iwl4965_rxon_assoc_cmd field values\n");
  580. return -1;
  581. }
  582. return 0;
  583. }
  584. /**
  585. * iwl4965_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  586. * @priv: staging_rxon is compared to active_rxon
  587. *
  588. * If the RXON structure is changing enough to require a new tune,
  589. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  590. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  591. */
  592. static int iwl4965_full_rxon_required(struct iwl_priv *priv)
  593. {
  594. /* These items are only settable from the full RXON command */
  595. if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ||
  596. compare_ether_addr(priv->staging_rxon.bssid_addr,
  597. priv->active_rxon.bssid_addr) ||
  598. compare_ether_addr(priv->staging_rxon.node_addr,
  599. priv->active_rxon.node_addr) ||
  600. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  601. priv->active_rxon.wlap_bssid_addr) ||
  602. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  603. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  604. (priv->staging_rxon.air_propagation !=
  605. priv->active_rxon.air_propagation) ||
  606. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  607. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  608. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  609. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  610. (priv->staging_rxon.rx_chain != priv->active_rxon.rx_chain) ||
  611. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  612. return 1;
  613. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  614. * be updated with the RXON_ASSOC command -- however only some
  615. * flag transitions are allowed using RXON_ASSOC */
  616. /* Check if we are not switching bands */
  617. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  618. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  619. return 1;
  620. /* Check if we are switching association toggle */
  621. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  622. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  623. return 1;
  624. return 0;
  625. }
  626. /**
  627. * iwl4965_commit_rxon - commit staging_rxon to hardware
  628. *
  629. * The RXON command in staging_rxon is committed to the hardware and
  630. * the active_rxon structure is updated with the new data. This
  631. * function correctly transitions out of the RXON_ASSOC_MSK state if
  632. * a HW tune is required based on the RXON structure changes.
  633. */
  634. static int iwl4965_commit_rxon(struct iwl_priv *priv)
  635. {
  636. /* cast away the const for active_rxon in this function */
  637. struct iwl4965_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  638. DECLARE_MAC_BUF(mac);
  639. int rc = 0;
  640. if (!iwl_is_alive(priv))
  641. return -1;
  642. /* always get timestamp with Rx frame */
  643. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  644. rc = iwl4965_check_rxon_cmd(&priv->staging_rxon);
  645. if (rc) {
  646. IWL_ERROR("Invalid RXON configuration. Not committing.\n");
  647. return -EINVAL;
  648. }
  649. /* If we don't need to send a full RXON, we can use
  650. * iwl4965_rxon_assoc_cmd which is used to reconfigure filter
  651. * and other flags for the current radio configuration. */
  652. if (!iwl4965_full_rxon_required(priv)) {
  653. rc = iwl_send_rxon_assoc(priv);
  654. if (rc) {
  655. IWL_ERROR("Error setting RXON_ASSOC "
  656. "configuration (%d).\n", rc);
  657. return rc;
  658. }
  659. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  660. return 0;
  661. }
  662. /* station table will be cleared */
  663. priv->assoc_station_added = 0;
  664. /* If we are currently associated and the new config requires
  665. * an RXON_ASSOC and the new config wants the associated mask enabled,
  666. * we must clear the associated from the active configuration
  667. * before we apply the new config */
  668. if (iwl_is_associated(priv) &&
  669. (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) {
  670. IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
  671. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  672. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  673. sizeof(struct iwl4965_rxon_cmd),
  674. &priv->active_rxon);
  675. /* If the mask clearing failed then we set
  676. * active_rxon back to what it was previously */
  677. if (rc) {
  678. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  679. IWL_ERROR("Error clearing ASSOC_MSK on current "
  680. "configuration (%d).\n", rc);
  681. return rc;
  682. }
  683. }
  684. IWL_DEBUG_INFO("Sending RXON\n"
  685. "* with%s RXON_FILTER_ASSOC_MSK\n"
  686. "* channel = %d\n"
  687. "* bssid = %s\n",
  688. ((priv->staging_rxon.filter_flags &
  689. RXON_FILTER_ASSOC_MSK) ? "" : "out"),
  690. le16_to_cpu(priv->staging_rxon.channel),
  691. print_mac(mac, priv->staging_rxon.bssid_addr));
  692. iwl4965_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  693. /* Apply the new configuration */
  694. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  695. sizeof(struct iwl4965_rxon_cmd), &priv->staging_rxon);
  696. if (rc) {
  697. IWL_ERROR("Error setting new configuration (%d).\n", rc);
  698. return rc;
  699. }
  700. iwlcore_clear_stations_table(priv);
  701. if (!priv->error_recovering)
  702. priv->start_calib = 0;
  703. iwl_init_sensitivity(priv);
  704. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  705. /* If we issue a new RXON command which required a tune then we must
  706. * send a new TXPOWER command or we won't be able to Tx any frames */
  707. rc = iwl4965_hw_reg_send_txpower(priv);
  708. if (rc) {
  709. IWL_ERROR("Error setting Tx power (%d).\n", rc);
  710. return rc;
  711. }
  712. /* Add the broadcast address so we can send broadcast frames */
  713. if (iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0) ==
  714. IWL_INVALID_STATION) {
  715. IWL_ERROR("Error adding BROADCAST address for transmit.\n");
  716. return -EIO;
  717. }
  718. /* If we have set the ASSOC_MSK and we are in BSS mode then
  719. * add the IWL_AP_ID to the station rate table */
  720. if (iwl_is_associated(priv) &&
  721. (priv->iw_mode == IEEE80211_IF_TYPE_STA)) {
  722. if (iwl4965_rxon_add_station(priv, priv->active_rxon.bssid_addr, 1)
  723. == IWL_INVALID_STATION) {
  724. IWL_ERROR("Error adding AP address for transmit.\n");
  725. return -EIO;
  726. }
  727. priv->assoc_station_added = 1;
  728. if (priv->default_wep_key &&
  729. iwl_send_static_wepkey_cmd(priv, 0))
  730. IWL_ERROR("Could not send WEP static key.\n");
  731. }
  732. return 0;
  733. }
  734. void iwl4965_update_chain_flags(struct iwl_priv *priv)
  735. {
  736. iwl_set_rxon_chain(priv);
  737. iwl4965_commit_rxon(priv);
  738. }
  739. static int iwl4965_send_bt_config(struct iwl_priv *priv)
  740. {
  741. struct iwl4965_bt_cmd bt_cmd = {
  742. .flags = 3,
  743. .lead_time = 0xAA,
  744. .max_kill = 1,
  745. .kill_ack_mask = 0,
  746. .kill_cts_mask = 0,
  747. };
  748. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  749. sizeof(struct iwl4965_bt_cmd), &bt_cmd);
  750. }
  751. static int iwl4965_send_scan_abort(struct iwl_priv *priv)
  752. {
  753. int rc = 0;
  754. struct iwl4965_rx_packet *res;
  755. struct iwl_host_cmd cmd = {
  756. .id = REPLY_SCAN_ABORT_CMD,
  757. .meta.flags = CMD_WANT_SKB,
  758. };
  759. /* If there isn't a scan actively going on in the hardware
  760. * then we are in between scan bands and not actually
  761. * actively scanning, so don't send the abort command */
  762. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  763. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  764. return 0;
  765. }
  766. rc = iwl_send_cmd_sync(priv, &cmd);
  767. if (rc) {
  768. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  769. return rc;
  770. }
  771. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  772. if (res->u.status != CAN_ABORT_STATUS) {
  773. /* The scan abort will return 1 for success or
  774. * 2 for "failure". A failure condition can be
  775. * due to simply not being in an active scan which
  776. * can occur if we send the scan abort before we
  777. * the microcode has notified us that a scan is
  778. * completed. */
  779. IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status);
  780. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  781. clear_bit(STATUS_SCAN_HW, &priv->status);
  782. }
  783. dev_kfree_skb_any(cmd.meta.u.skb);
  784. return rc;
  785. }
  786. /*
  787. * CARD_STATE_CMD
  788. *
  789. * Use: Sets the device's internal card state to enable, disable, or halt
  790. *
  791. * When in the 'enable' state the card operates as normal.
  792. * When in the 'disable' state, the card enters into a low power mode.
  793. * When in the 'halt' state, the card is shut down and must be fully
  794. * restarted to come back on.
  795. */
  796. static int iwl4965_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  797. {
  798. struct iwl_host_cmd cmd = {
  799. .id = REPLY_CARD_STATE_CMD,
  800. .len = sizeof(u32),
  801. .data = &flags,
  802. .meta.flags = meta_flag,
  803. };
  804. return iwl_send_cmd(priv, &cmd);
  805. }
  806. int iwl4965_send_add_station(struct iwl_priv *priv,
  807. struct iwl4965_addsta_cmd *sta, u8 flags)
  808. {
  809. struct iwl4965_rx_packet *res = NULL;
  810. int rc = 0;
  811. struct iwl_host_cmd cmd = {
  812. .id = REPLY_ADD_STA,
  813. .len = sizeof(struct iwl4965_addsta_cmd),
  814. .meta.flags = flags,
  815. .data = sta,
  816. };
  817. if (!(flags & CMD_ASYNC))
  818. cmd.meta.flags |= CMD_WANT_SKB;
  819. rc = iwl_send_cmd(priv, &cmd);
  820. if (rc || (flags & CMD_ASYNC))
  821. return rc;
  822. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  823. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  824. IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
  825. res->hdr.flags);
  826. rc = -EIO;
  827. }
  828. if (rc == 0) {
  829. switch (res->u.add_sta.status) {
  830. case ADD_STA_SUCCESS_MSK:
  831. IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n");
  832. break;
  833. default:
  834. rc = -EIO;
  835. IWL_WARNING("REPLY_ADD_STA failed\n");
  836. break;
  837. }
  838. }
  839. priv->alloc_rxb_skb--;
  840. dev_kfree_skb_any(cmd.meta.u.skb);
  841. return rc;
  842. }
  843. static void iwl4965_clear_free_frames(struct iwl_priv *priv)
  844. {
  845. struct list_head *element;
  846. IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
  847. priv->frames_count);
  848. while (!list_empty(&priv->free_frames)) {
  849. element = priv->free_frames.next;
  850. list_del(element);
  851. kfree(list_entry(element, struct iwl4965_frame, list));
  852. priv->frames_count--;
  853. }
  854. if (priv->frames_count) {
  855. IWL_WARNING("%d frames still in use. Did we lose one?\n",
  856. priv->frames_count);
  857. priv->frames_count = 0;
  858. }
  859. }
  860. static struct iwl4965_frame *iwl4965_get_free_frame(struct iwl_priv *priv)
  861. {
  862. struct iwl4965_frame *frame;
  863. struct list_head *element;
  864. if (list_empty(&priv->free_frames)) {
  865. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  866. if (!frame) {
  867. IWL_ERROR("Could not allocate frame!\n");
  868. return NULL;
  869. }
  870. priv->frames_count++;
  871. return frame;
  872. }
  873. element = priv->free_frames.next;
  874. list_del(element);
  875. return list_entry(element, struct iwl4965_frame, list);
  876. }
  877. static void iwl4965_free_frame(struct iwl_priv *priv, struct iwl4965_frame *frame)
  878. {
  879. memset(frame, 0, sizeof(*frame));
  880. list_add(&frame->list, &priv->free_frames);
  881. }
  882. unsigned int iwl4965_fill_beacon_frame(struct iwl_priv *priv,
  883. struct ieee80211_hdr *hdr,
  884. const u8 *dest, int left)
  885. {
  886. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  887. ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) &&
  888. (priv->iw_mode != IEEE80211_IF_TYPE_AP)))
  889. return 0;
  890. if (priv->ibss_beacon->len > left)
  891. return 0;
  892. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  893. return priv->ibss_beacon->len;
  894. }
  895. static u8 iwl4965_rate_get_lowest_plcp(struct iwl_priv *priv)
  896. {
  897. int i;
  898. int rate_mask;
  899. /* Set rate mask*/
  900. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  901. rate_mask = priv->active_rate_basic & 0xF;
  902. else
  903. rate_mask = priv->active_rate_basic & 0xFF0;
  904. /* Find lowest valid rate */
  905. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  906. i = iwl4965_rates[i].next_ieee) {
  907. if (rate_mask & (1 << i))
  908. return iwl4965_rates[i].plcp;
  909. }
  910. /* No valid rate was found. Assign the lowest one */
  911. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  912. return IWL_RATE_1M_PLCP;
  913. else
  914. return IWL_RATE_6M_PLCP;
  915. }
  916. static int iwl4965_send_beacon_cmd(struct iwl_priv *priv)
  917. {
  918. struct iwl4965_frame *frame;
  919. unsigned int frame_size;
  920. int rc;
  921. u8 rate;
  922. frame = iwl4965_get_free_frame(priv);
  923. if (!frame) {
  924. IWL_ERROR("Could not obtain free frame buffer for beacon "
  925. "command.\n");
  926. return -ENOMEM;
  927. }
  928. rate = iwl4965_rate_get_lowest_plcp(priv);
  929. frame_size = iwl4965_hw_get_beacon_cmd(priv, frame, rate);
  930. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  931. &frame->u.cmd[0]);
  932. iwl4965_free_frame(priv, frame);
  933. return rc;
  934. }
  935. /******************************************************************************
  936. *
  937. * Misc. internal state and helper functions
  938. *
  939. ******************************************************************************/
  940. /**
  941. * iwl4965_supported_rate_to_ie - fill in the supported rate in IE field
  942. *
  943. * return : set the bit for each supported rate insert in ie
  944. */
  945. static u16 iwl4965_supported_rate_to_ie(u8 *ie, u16 supported_rate,
  946. u16 basic_rate, int *left)
  947. {
  948. u16 ret_rates = 0, bit;
  949. int i;
  950. u8 *cnt = ie;
  951. u8 *rates = ie + 1;
  952. for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) {
  953. if (bit & supported_rate) {
  954. ret_rates |= bit;
  955. rates[*cnt] = iwl4965_rates[i].ieee |
  956. ((bit & basic_rate) ? 0x80 : 0x00);
  957. (*cnt)++;
  958. (*left)--;
  959. if ((*left <= 0) ||
  960. (*cnt >= IWL_SUPPORTED_RATES_IE_LEN))
  961. break;
  962. }
  963. }
  964. return ret_rates;
  965. }
  966. #ifdef CONFIG_IWL4965_HT
  967. static void iwl4965_ht_conf(struct iwl_priv *priv,
  968. struct ieee80211_bss_conf *bss_conf)
  969. {
  970. struct ieee80211_ht_info *ht_conf = bss_conf->ht_conf;
  971. struct ieee80211_ht_bss_info *ht_bss_conf = bss_conf->ht_bss_conf;
  972. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  973. IWL_DEBUG_MAC80211("enter: \n");
  974. iwl_conf->is_ht = bss_conf->assoc_ht;
  975. if (!iwl_conf->is_ht)
  976. return;
  977. priv->ps_mode = (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2);
  978. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  979. iwl_conf->sgf |= 0x1;
  980. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  981. iwl_conf->sgf |= 0x2;
  982. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  983. iwl_conf->max_amsdu_size =
  984. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  985. iwl_conf->supported_chan_width =
  986. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH);
  987. iwl_conf->extension_chan_offset =
  988. ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_SEC_OFFSET;
  989. /* If no above or below channel supplied disable FAT channel */
  990. if (iwl_conf->extension_chan_offset != IWL_EXT_CHANNEL_OFFSET_ABOVE &&
  991. iwl_conf->extension_chan_offset != IWL_EXT_CHANNEL_OFFSET_BELOW)
  992. iwl_conf->supported_chan_width = 0;
  993. iwl_conf->tx_mimo_ps_mode =
  994. (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2);
  995. memcpy(iwl_conf->supp_mcs_set, ht_conf->supp_mcs_set, 16);
  996. iwl_conf->control_channel = ht_bss_conf->primary_channel;
  997. iwl_conf->tx_chan_width =
  998. !!(ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_WIDTH);
  999. iwl_conf->ht_protection =
  1000. ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_HT_PROTECTION;
  1001. iwl_conf->non_GF_STA_present =
  1002. !!(ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_NON_GF_STA_PRSNT);
  1003. IWL_DEBUG_MAC80211("control channel %d\n", iwl_conf->control_channel);
  1004. IWL_DEBUG_MAC80211("leave\n");
  1005. }
  1006. static void iwl_ht_cap_to_ie(const struct ieee80211_supported_band *sband,
  1007. u8 *pos, int *left)
  1008. {
  1009. struct ieee80211_ht_cap *ht_cap;
  1010. if (!sband || !sband->ht_info.ht_supported)
  1011. return;
  1012. if (*left < sizeof(struct ieee80211_ht_cap))
  1013. return;
  1014. *pos++ = sizeof(struct ieee80211_ht_cap);
  1015. ht_cap = (struct ieee80211_ht_cap *) pos;
  1016. ht_cap->cap_info = cpu_to_le16(sband->ht_info.cap);
  1017. memcpy(ht_cap->supp_mcs_set, sband->ht_info.supp_mcs_set, 16);
  1018. ht_cap->ampdu_params_info =
  1019. (sband->ht_info.ampdu_factor & IEEE80211_HT_CAP_AMPDU_FACTOR) |
  1020. ((sband->ht_info.ampdu_density << 2) &
  1021. IEEE80211_HT_CAP_AMPDU_DENSITY);
  1022. *left -= sizeof(struct ieee80211_ht_cap);
  1023. }
  1024. #else
  1025. static inline void iwl4965_ht_conf(struct iwl_priv *priv,
  1026. struct ieee80211_bss_conf *bss_conf)
  1027. {
  1028. }
  1029. static void iwl_ht_cap_to_ie(const struct ieee80211_supported_band *sband,
  1030. u8 *pos, int *left)
  1031. {
  1032. }
  1033. #endif
  1034. /**
  1035. * iwl4965_fill_probe_req - fill in all required fields and IE for probe request
  1036. */
  1037. static u16 iwl4965_fill_probe_req(struct iwl_priv *priv,
  1038. enum ieee80211_band band,
  1039. struct ieee80211_mgmt *frame,
  1040. int left, int is_direct)
  1041. {
  1042. int len = 0;
  1043. u8 *pos = NULL;
  1044. u16 active_rates, ret_rates, cck_rates, active_rate_basic;
  1045. const struct ieee80211_supported_band *sband =
  1046. iwl_get_hw_mode(priv, band);
  1047. /* Make sure there is enough space for the probe request,
  1048. * two mandatory IEs and the data */
  1049. left -= 24;
  1050. if (left < 0)
  1051. return 0;
  1052. len += 24;
  1053. frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
  1054. memcpy(frame->da, iwl4965_broadcast_addr, ETH_ALEN);
  1055. memcpy(frame->sa, priv->mac_addr, ETH_ALEN);
  1056. memcpy(frame->bssid, iwl4965_broadcast_addr, ETH_ALEN);
  1057. frame->seq_ctrl = 0;
  1058. /* fill in our indirect SSID IE */
  1059. /* ...next IE... */
  1060. left -= 2;
  1061. if (left < 0)
  1062. return 0;
  1063. len += 2;
  1064. pos = &(frame->u.probe_req.variable[0]);
  1065. *pos++ = WLAN_EID_SSID;
  1066. *pos++ = 0;
  1067. /* fill in our direct SSID IE... */
  1068. if (is_direct) {
  1069. /* ...next IE... */
  1070. left -= 2 + priv->essid_len;
  1071. if (left < 0)
  1072. return 0;
  1073. /* ... fill it in... */
  1074. *pos++ = WLAN_EID_SSID;
  1075. *pos++ = priv->essid_len;
  1076. memcpy(pos, priv->essid, priv->essid_len);
  1077. pos += priv->essid_len;
  1078. len += 2 + priv->essid_len;
  1079. }
  1080. /* fill in supported rate */
  1081. /* ...next IE... */
  1082. left -= 2;
  1083. if (left < 0)
  1084. return 0;
  1085. /* ... fill it in... */
  1086. *pos++ = WLAN_EID_SUPP_RATES;
  1087. *pos = 0;
  1088. /* exclude 60M rate */
  1089. active_rates = priv->rates_mask;
  1090. active_rates &= ~IWL_RATE_60M_MASK;
  1091. active_rate_basic = active_rates & IWL_BASIC_RATES_MASK;
  1092. cck_rates = IWL_CCK_RATES_MASK & active_rates;
  1093. ret_rates = iwl4965_supported_rate_to_ie(pos, cck_rates,
  1094. active_rate_basic, &left);
  1095. active_rates &= ~ret_rates;
  1096. ret_rates = iwl4965_supported_rate_to_ie(pos, active_rates,
  1097. active_rate_basic, &left);
  1098. active_rates &= ~ret_rates;
  1099. len += 2 + *pos;
  1100. pos += (*pos) + 1;
  1101. if (active_rates == 0)
  1102. goto fill_end;
  1103. /* fill in supported extended rate */
  1104. /* ...next IE... */
  1105. left -= 2;
  1106. if (left < 0)
  1107. return 0;
  1108. /* ... fill it in... */
  1109. *pos++ = WLAN_EID_EXT_SUPP_RATES;
  1110. *pos = 0;
  1111. iwl4965_supported_rate_to_ie(pos, active_rates,
  1112. active_rate_basic, &left);
  1113. if (*pos > 0)
  1114. len += 2 + *pos;
  1115. fill_end:
  1116. /* fill in HT IE */
  1117. left -= 2;
  1118. if (left < 0)
  1119. return 0;
  1120. *pos++ = WLAN_EID_HT_CAPABILITY;
  1121. *pos = 0;
  1122. iwl_ht_cap_to_ie(sband, pos, &left);
  1123. if (*pos > 0)
  1124. len += 2 + *pos;
  1125. return (u16)len;
  1126. }
  1127. /*
  1128. * QoS support
  1129. */
  1130. static int iwl4965_send_qos_params_command(struct iwl_priv *priv,
  1131. struct iwl4965_qosparam_cmd *qos)
  1132. {
  1133. return iwl_send_cmd_pdu(priv, REPLY_QOS_PARAM,
  1134. sizeof(struct iwl4965_qosparam_cmd), qos);
  1135. }
  1136. static void iwl4965_activate_qos(struct iwl_priv *priv, u8 force)
  1137. {
  1138. unsigned long flags;
  1139. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1140. return;
  1141. if (!priv->qos_data.qos_enable)
  1142. return;
  1143. spin_lock_irqsave(&priv->lock, flags);
  1144. priv->qos_data.def_qos_parm.qos_flags = 0;
  1145. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  1146. !priv->qos_data.qos_cap.q_AP.txop_request)
  1147. priv->qos_data.def_qos_parm.qos_flags |=
  1148. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  1149. if (priv->qos_data.qos_active)
  1150. priv->qos_data.def_qos_parm.qos_flags |=
  1151. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  1152. #ifdef CONFIG_IWL4965_HT
  1153. if (priv->current_ht_config.is_ht)
  1154. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  1155. #endif /* CONFIG_IWL4965_HT */
  1156. spin_unlock_irqrestore(&priv->lock, flags);
  1157. if (force || iwl_is_associated(priv)) {
  1158. IWL_DEBUG_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  1159. priv->qos_data.qos_active,
  1160. priv->qos_data.def_qos_parm.qos_flags);
  1161. iwl4965_send_qos_params_command(priv,
  1162. &(priv->qos_data.def_qos_parm));
  1163. }
  1164. }
  1165. int iwl4965_is_network_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  1166. {
  1167. /* Filter incoming packets to determine if they are targeted toward
  1168. * this network, discarding packets coming from ourselves */
  1169. switch (priv->iw_mode) {
  1170. case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
  1171. /* packets from our adapter are dropped (echo) */
  1172. if (!compare_ether_addr(header->addr2, priv->mac_addr))
  1173. return 0;
  1174. /* {broad,multi}cast packets to our IBSS go through */
  1175. if (is_multicast_ether_addr(header->addr1))
  1176. return !compare_ether_addr(header->addr3, priv->bssid);
  1177. /* packets to our adapter go through */
  1178. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1179. case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
  1180. /* packets from our adapter are dropped (echo) */
  1181. if (!compare_ether_addr(header->addr3, priv->mac_addr))
  1182. return 0;
  1183. /* {broad,multi}cast packets to our BSS go through */
  1184. if (is_multicast_ether_addr(header->addr1))
  1185. return !compare_ether_addr(header->addr2, priv->bssid);
  1186. /* packets to our adapter go through */
  1187. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1188. default:
  1189. break;
  1190. }
  1191. return 1;
  1192. }
  1193. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  1194. static const char *iwl4965_get_tx_fail_reason(u32 status)
  1195. {
  1196. switch (status & TX_STATUS_MSK) {
  1197. case TX_STATUS_SUCCESS:
  1198. return "SUCCESS";
  1199. TX_STATUS_ENTRY(SHORT_LIMIT);
  1200. TX_STATUS_ENTRY(LONG_LIMIT);
  1201. TX_STATUS_ENTRY(FIFO_UNDERRUN);
  1202. TX_STATUS_ENTRY(MGMNT_ABORT);
  1203. TX_STATUS_ENTRY(NEXT_FRAG);
  1204. TX_STATUS_ENTRY(LIFE_EXPIRE);
  1205. TX_STATUS_ENTRY(DEST_PS);
  1206. TX_STATUS_ENTRY(ABORTED);
  1207. TX_STATUS_ENTRY(BT_RETRY);
  1208. TX_STATUS_ENTRY(STA_INVALID);
  1209. TX_STATUS_ENTRY(FRAG_DROPPED);
  1210. TX_STATUS_ENTRY(TID_DISABLE);
  1211. TX_STATUS_ENTRY(FRAME_FLUSHED);
  1212. TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
  1213. TX_STATUS_ENTRY(TX_LOCKED);
  1214. TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
  1215. }
  1216. return "UNKNOWN";
  1217. }
  1218. /**
  1219. * iwl4965_scan_cancel - Cancel any currently executing HW scan
  1220. *
  1221. * NOTE: priv->mutex is not required before calling this function
  1222. */
  1223. static int iwl4965_scan_cancel(struct iwl_priv *priv)
  1224. {
  1225. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  1226. clear_bit(STATUS_SCANNING, &priv->status);
  1227. return 0;
  1228. }
  1229. if (test_bit(STATUS_SCANNING, &priv->status)) {
  1230. if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  1231. IWL_DEBUG_SCAN("Queuing scan abort.\n");
  1232. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  1233. queue_work(priv->workqueue, &priv->abort_scan);
  1234. } else
  1235. IWL_DEBUG_SCAN("Scan abort already in progress.\n");
  1236. return test_bit(STATUS_SCANNING, &priv->status);
  1237. }
  1238. return 0;
  1239. }
  1240. /**
  1241. * iwl4965_scan_cancel_timeout - Cancel any currently executing HW scan
  1242. * @ms: amount of time to wait (in milliseconds) for scan to abort
  1243. *
  1244. * NOTE: priv->mutex must be held before calling this function
  1245. */
  1246. static int iwl4965_scan_cancel_timeout(struct iwl_priv *priv, unsigned long ms)
  1247. {
  1248. unsigned long now = jiffies;
  1249. int ret;
  1250. ret = iwl4965_scan_cancel(priv);
  1251. if (ret && ms) {
  1252. mutex_unlock(&priv->mutex);
  1253. while (!time_after(jiffies, now + msecs_to_jiffies(ms)) &&
  1254. test_bit(STATUS_SCANNING, &priv->status))
  1255. msleep(1);
  1256. mutex_lock(&priv->mutex);
  1257. return test_bit(STATUS_SCANNING, &priv->status);
  1258. }
  1259. return ret;
  1260. }
  1261. static void iwl4965_sequence_reset(struct iwl_priv *priv)
  1262. {
  1263. /* Reset ieee stats */
  1264. /* We don't reset the net_device_stats (ieee->stats) on
  1265. * re-association */
  1266. priv->last_seq_num = -1;
  1267. priv->last_frag_num = -1;
  1268. priv->last_packet_time = 0;
  1269. iwl4965_scan_cancel(priv);
  1270. }
  1271. #define MAX_UCODE_BEACON_INTERVAL 4096
  1272. #define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA)
  1273. static __le16 iwl4965_adjust_beacon_interval(u16 beacon_val)
  1274. {
  1275. u16 new_val = 0;
  1276. u16 beacon_factor = 0;
  1277. beacon_factor =
  1278. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  1279. / MAX_UCODE_BEACON_INTERVAL;
  1280. new_val = beacon_val / beacon_factor;
  1281. return cpu_to_le16(new_val);
  1282. }
  1283. static void iwl4965_setup_rxon_timing(struct iwl_priv *priv)
  1284. {
  1285. u64 interval_tm_unit;
  1286. u64 tsf, result;
  1287. unsigned long flags;
  1288. struct ieee80211_conf *conf = NULL;
  1289. u16 beacon_int = 0;
  1290. conf = ieee80211_get_hw_conf(priv->hw);
  1291. spin_lock_irqsave(&priv->lock, flags);
  1292. priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp >> 32);
  1293. priv->rxon_timing.timestamp.dw[0] =
  1294. cpu_to_le32(priv->timestamp & 0xFFFFFFFF);
  1295. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  1296. tsf = priv->timestamp;
  1297. beacon_int = priv->beacon_int;
  1298. spin_unlock_irqrestore(&priv->lock, flags);
  1299. if (priv->iw_mode == IEEE80211_IF_TYPE_STA) {
  1300. if (beacon_int == 0) {
  1301. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  1302. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  1303. } else {
  1304. priv->rxon_timing.beacon_interval =
  1305. cpu_to_le16(beacon_int);
  1306. priv->rxon_timing.beacon_interval =
  1307. iwl4965_adjust_beacon_interval(
  1308. le16_to_cpu(priv->rxon_timing.beacon_interval));
  1309. }
  1310. priv->rxon_timing.atim_window = 0;
  1311. } else {
  1312. priv->rxon_timing.beacon_interval =
  1313. iwl4965_adjust_beacon_interval(conf->beacon_int);
  1314. /* TODO: we need to get atim_window from upper stack
  1315. * for now we set to 0 */
  1316. priv->rxon_timing.atim_window = 0;
  1317. }
  1318. interval_tm_unit =
  1319. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  1320. result = do_div(tsf, interval_tm_unit);
  1321. priv->rxon_timing.beacon_init_val =
  1322. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  1323. IWL_DEBUG_ASSOC
  1324. ("beacon interval %d beacon timer %d beacon tim %d\n",
  1325. le16_to_cpu(priv->rxon_timing.beacon_interval),
  1326. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  1327. le16_to_cpu(priv->rxon_timing.atim_window));
  1328. }
  1329. static int iwl4965_scan_initiate(struct iwl_priv *priv)
  1330. {
  1331. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  1332. IWL_ERROR("APs don't scan.\n");
  1333. return 0;
  1334. }
  1335. if (!iwl_is_ready_rf(priv)) {
  1336. IWL_DEBUG_SCAN("Aborting scan due to not ready.\n");
  1337. return -EIO;
  1338. }
  1339. if (test_bit(STATUS_SCANNING, &priv->status)) {
  1340. IWL_DEBUG_SCAN("Scan already in progress.\n");
  1341. return -EAGAIN;
  1342. }
  1343. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  1344. IWL_DEBUG_SCAN("Scan request while abort pending. "
  1345. "Queuing.\n");
  1346. return -EAGAIN;
  1347. }
  1348. IWL_DEBUG_INFO("Starting scan...\n");
  1349. priv->scan_bands = 2;
  1350. set_bit(STATUS_SCANNING, &priv->status);
  1351. priv->scan_start = jiffies;
  1352. priv->scan_pass_start = priv->scan_start;
  1353. queue_work(priv->workqueue, &priv->request_scan);
  1354. return 0;
  1355. }
  1356. static void iwl4965_set_flags_for_phymode(struct iwl_priv *priv,
  1357. enum ieee80211_band band)
  1358. {
  1359. if (band == IEEE80211_BAND_5GHZ) {
  1360. priv->staging_rxon.flags &=
  1361. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  1362. | RXON_FLG_CCK_MSK);
  1363. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1364. } else {
  1365. /* Copied from iwl4965_post_associate() */
  1366. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1367. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1368. else
  1369. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1370. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  1371. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1372. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  1373. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  1374. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  1375. }
  1376. }
  1377. /*
  1378. * initialize rxon structure with default values from eeprom
  1379. */
  1380. static void iwl4965_connection_init_rx_config(struct iwl_priv *priv)
  1381. {
  1382. const struct iwl_channel_info *ch_info;
  1383. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  1384. switch (priv->iw_mode) {
  1385. case IEEE80211_IF_TYPE_AP:
  1386. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  1387. break;
  1388. case IEEE80211_IF_TYPE_STA:
  1389. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  1390. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  1391. break;
  1392. case IEEE80211_IF_TYPE_IBSS:
  1393. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  1394. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  1395. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  1396. RXON_FILTER_ACCEPT_GRP_MSK;
  1397. break;
  1398. case IEEE80211_IF_TYPE_MNTR:
  1399. priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
  1400. priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
  1401. RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
  1402. break;
  1403. default:
  1404. IWL_ERROR("Unsupported interface type %d\n", priv->iw_mode);
  1405. break;
  1406. }
  1407. #if 0
  1408. /* TODO: Figure out when short_preamble would be set and cache from
  1409. * that */
  1410. if (!hw_to_local(priv->hw)->short_preamble)
  1411. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1412. else
  1413. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1414. #endif
  1415. ch_info = iwl_get_channel_info(priv, priv->band,
  1416. le16_to_cpu(priv->staging_rxon.channel));
  1417. if (!ch_info)
  1418. ch_info = &priv->channel_info[0];
  1419. /*
  1420. * in some case A channels are all non IBSS
  1421. * in this case force B/G channel
  1422. */
  1423. if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) &&
  1424. !(is_channel_ibss(ch_info)))
  1425. ch_info = &priv->channel_info[0];
  1426. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1427. priv->band = ch_info->band;
  1428. iwl4965_set_flags_for_phymode(priv, priv->band);
  1429. priv->staging_rxon.ofdm_basic_rates =
  1430. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1431. priv->staging_rxon.cck_basic_rates =
  1432. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1433. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
  1434. RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
  1435. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1436. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1437. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1438. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1439. iwl_set_rxon_chain(priv);
  1440. }
  1441. static int iwl4965_set_mode(struct iwl_priv *priv, int mode)
  1442. {
  1443. if (mode == IEEE80211_IF_TYPE_IBSS) {
  1444. const struct iwl_channel_info *ch_info;
  1445. ch_info = iwl_get_channel_info(priv,
  1446. priv->band,
  1447. le16_to_cpu(priv->staging_rxon.channel));
  1448. if (!ch_info || !is_channel_ibss(ch_info)) {
  1449. IWL_ERROR("channel %d not IBSS channel\n",
  1450. le16_to_cpu(priv->staging_rxon.channel));
  1451. return -EINVAL;
  1452. }
  1453. }
  1454. priv->iw_mode = mode;
  1455. iwl4965_connection_init_rx_config(priv);
  1456. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1457. iwlcore_clear_stations_table(priv);
  1458. /* dont commit rxon if rf-kill is on*/
  1459. if (!iwl_is_ready_rf(priv))
  1460. return -EAGAIN;
  1461. cancel_delayed_work(&priv->scan_check);
  1462. if (iwl4965_scan_cancel_timeout(priv, 100)) {
  1463. IWL_WARNING("Aborted scan still in progress after 100ms\n");
  1464. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  1465. return -EAGAIN;
  1466. }
  1467. iwl4965_commit_rxon(priv);
  1468. return 0;
  1469. }
  1470. static void iwl4965_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  1471. struct ieee80211_tx_control *ctl,
  1472. struct iwl_cmd *cmd,
  1473. struct sk_buff *skb_frag,
  1474. int sta_id)
  1475. {
  1476. struct iwl4965_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  1477. struct iwl_wep_key *wepkey;
  1478. int keyidx = 0;
  1479. BUG_ON(ctl->hw_key->hw_key_idx > 3);
  1480. switch (keyinfo->alg) {
  1481. case ALG_CCMP:
  1482. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM;
  1483. memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen);
  1484. if (ctl->flags & IEEE80211_TXCTL_AMPDU)
  1485. cmd->cmd.tx.tx_flags |= TX_CMD_FLG_AGG_CCMP_MSK;
  1486. IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n");
  1487. break;
  1488. case ALG_TKIP:
  1489. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP;
  1490. ieee80211_get_tkip_key(keyinfo->conf, skb_frag,
  1491. IEEE80211_TKIP_P2_KEY, cmd->cmd.tx.key);
  1492. IWL_DEBUG_TX("tx_cmd with tkip hwcrypto\n");
  1493. break;
  1494. case ALG_WEP:
  1495. wepkey = &priv->wep_keys[ctl->hw_key->hw_key_idx];
  1496. cmd->cmd.tx.sec_ctl = 0;
  1497. if (priv->default_wep_key) {
  1498. /* the WEP key was sent as static */
  1499. keyidx = ctl->hw_key->hw_key_idx;
  1500. memcpy(&cmd->cmd.tx.key[3], wepkey->key,
  1501. wepkey->key_size);
  1502. if (wepkey->key_size == WEP_KEY_LEN_128)
  1503. cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
  1504. } else {
  1505. /* the WEP key was sent as dynamic */
  1506. keyidx = keyinfo->keyidx;
  1507. memcpy(&cmd->cmd.tx.key[3], keyinfo->key,
  1508. keyinfo->keylen);
  1509. if (keyinfo->keylen == WEP_KEY_LEN_128)
  1510. cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
  1511. }
  1512. cmd->cmd.tx.sec_ctl |= (TX_CMD_SEC_WEP |
  1513. (keyidx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT);
  1514. IWL_DEBUG_TX("Configuring packet for WEP encryption "
  1515. "with key %d\n", keyidx);
  1516. break;
  1517. default:
  1518. printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg);
  1519. break;
  1520. }
  1521. }
  1522. /*
  1523. * handle build REPLY_TX command notification.
  1524. */
  1525. static void iwl4965_build_tx_cmd_basic(struct iwl_priv *priv,
  1526. struct iwl_cmd *cmd,
  1527. struct ieee80211_tx_control *ctrl,
  1528. struct ieee80211_hdr *hdr,
  1529. int is_unicast, u8 std_id)
  1530. {
  1531. __le16 *qc;
  1532. u16 fc = le16_to_cpu(hdr->frame_control);
  1533. __le32 tx_flags = cmd->cmd.tx.tx_flags;
  1534. cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  1535. if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) {
  1536. tx_flags |= TX_CMD_FLG_ACK_MSK;
  1537. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
  1538. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  1539. if (ieee80211_is_probe_response(fc) &&
  1540. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  1541. tx_flags |= TX_CMD_FLG_TSF_MSK;
  1542. } else {
  1543. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  1544. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  1545. }
  1546. if (ieee80211_is_back_request(fc))
  1547. tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK;
  1548. cmd->cmd.tx.sta_id = std_id;
  1549. if (ieee80211_get_morefrag(hdr))
  1550. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  1551. qc = ieee80211_get_qos_ctrl(hdr);
  1552. if (qc) {
  1553. cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf);
  1554. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  1555. } else
  1556. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  1557. if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
  1558. tx_flags |= TX_CMD_FLG_RTS_MSK;
  1559. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  1560. } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) {
  1561. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  1562. tx_flags |= TX_CMD_FLG_CTS_MSK;
  1563. }
  1564. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  1565. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  1566. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  1567. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
  1568. if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ ||
  1569. (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ)
  1570. cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(3);
  1571. else
  1572. cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(2);
  1573. } else {
  1574. cmd->cmd.tx.timeout.pm_frame_timeout = 0;
  1575. }
  1576. cmd->cmd.tx.driver_txop = 0;
  1577. cmd->cmd.tx.tx_flags = tx_flags;
  1578. cmd->cmd.tx.next_frame_len = 0;
  1579. }
  1580. static void iwl_update_tx_stats(struct iwl_priv *priv, u16 fc, u16 len)
  1581. {
  1582. /* 0 - mgmt, 1 - cnt, 2 - data */
  1583. int idx = (fc & IEEE80211_FCTL_FTYPE) >> 2;
  1584. priv->tx_stats[idx].cnt++;
  1585. priv->tx_stats[idx].bytes += len;
  1586. }
  1587. /**
  1588. * iwl4965_get_sta_id - Find station's index within station table
  1589. *
  1590. * If new IBSS station, create new entry in station table
  1591. */
  1592. static int iwl4965_get_sta_id(struct iwl_priv *priv,
  1593. struct ieee80211_hdr *hdr)
  1594. {
  1595. int sta_id;
  1596. u16 fc = le16_to_cpu(hdr->frame_control);
  1597. DECLARE_MAC_BUF(mac);
  1598. /* If this frame is broadcast or management, use broadcast station id */
  1599. if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
  1600. is_multicast_ether_addr(hdr->addr1))
  1601. return priv->hw_params.bcast_sta_id;
  1602. switch (priv->iw_mode) {
  1603. /* If we are a client station in a BSS network, use the special
  1604. * AP station entry (that's the only station we communicate with) */
  1605. case IEEE80211_IF_TYPE_STA:
  1606. return IWL_AP_ID;
  1607. /* If we are an AP, then find the station, or use BCAST */
  1608. case IEEE80211_IF_TYPE_AP:
  1609. sta_id = iwl_find_station(priv, hdr->addr1);
  1610. if (sta_id != IWL_INVALID_STATION)
  1611. return sta_id;
  1612. return priv->hw_params.bcast_sta_id;
  1613. /* If this frame is going out to an IBSS network, find the station,
  1614. * or create a new station table entry */
  1615. case IEEE80211_IF_TYPE_IBSS:
  1616. sta_id = iwl_find_station(priv, hdr->addr1);
  1617. if (sta_id != IWL_INVALID_STATION)
  1618. return sta_id;
  1619. /* Create new station table entry */
  1620. sta_id = iwl4965_add_station_flags(priv, hdr->addr1,
  1621. 0, CMD_ASYNC, NULL);
  1622. if (sta_id != IWL_INVALID_STATION)
  1623. return sta_id;
  1624. IWL_DEBUG_DROP("Station %s not in station map. "
  1625. "Defaulting to broadcast...\n",
  1626. print_mac(mac, hdr->addr1));
  1627. iwl_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
  1628. return priv->hw_params.bcast_sta_id;
  1629. default:
  1630. IWL_WARNING("Unknown mode of operation: %d", priv->iw_mode);
  1631. return priv->hw_params.bcast_sta_id;
  1632. }
  1633. }
  1634. /*
  1635. * start REPLY_TX command process
  1636. */
  1637. static int iwl4965_tx_skb(struct iwl_priv *priv,
  1638. struct sk_buff *skb, struct ieee80211_tx_control *ctl)
  1639. {
  1640. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  1641. struct iwl4965_tfd_frame *tfd;
  1642. u32 *control_flags;
  1643. int txq_id = ctl->queue;
  1644. struct iwl4965_tx_queue *txq = NULL;
  1645. struct iwl4965_queue *q = NULL;
  1646. dma_addr_t phys_addr;
  1647. dma_addr_t txcmd_phys;
  1648. dma_addr_t scratch_phys;
  1649. struct iwl_cmd *out_cmd = NULL;
  1650. u16 len, idx, len_org;
  1651. u8 id, hdr_len, unicast;
  1652. u8 sta_id;
  1653. u16 seq_number = 0;
  1654. u16 fc;
  1655. __le16 *qc;
  1656. u8 wait_write_ptr = 0;
  1657. unsigned long flags;
  1658. int rc;
  1659. spin_lock_irqsave(&priv->lock, flags);
  1660. if (iwl_is_rfkill(priv)) {
  1661. IWL_DEBUG_DROP("Dropping - RF KILL\n");
  1662. goto drop_unlock;
  1663. }
  1664. if (!priv->vif) {
  1665. IWL_DEBUG_DROP("Dropping - !priv->vif\n");
  1666. goto drop_unlock;
  1667. }
  1668. if ((ctl->tx_rate->hw_value & 0xFF) == IWL_INVALID_RATE) {
  1669. IWL_ERROR("ERROR: No TX rate available.\n");
  1670. goto drop_unlock;
  1671. }
  1672. unicast = !is_multicast_ether_addr(hdr->addr1);
  1673. id = 0;
  1674. fc = le16_to_cpu(hdr->frame_control);
  1675. #ifdef CONFIG_IWLWIFI_DEBUG
  1676. if (ieee80211_is_auth(fc))
  1677. IWL_DEBUG_TX("Sending AUTH frame\n");
  1678. else if (ieee80211_is_assoc_request(fc))
  1679. IWL_DEBUG_TX("Sending ASSOC frame\n");
  1680. else if (ieee80211_is_reassoc_request(fc))
  1681. IWL_DEBUG_TX("Sending REASSOC frame\n");
  1682. #endif
  1683. /* drop all data frame if we are not associated */
  1684. if (((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA) &&
  1685. (!iwl_is_associated(priv) ||
  1686. ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && !priv->assoc_id) ||
  1687. !priv->assoc_station_added)) {
  1688. IWL_DEBUG_DROP("Dropping - !iwl_is_associated\n");
  1689. goto drop_unlock;
  1690. }
  1691. spin_unlock_irqrestore(&priv->lock, flags);
  1692. hdr_len = ieee80211_get_hdrlen(fc);
  1693. /* Find (or create) index into station table for destination station */
  1694. sta_id = iwl4965_get_sta_id(priv, hdr);
  1695. if (sta_id == IWL_INVALID_STATION) {
  1696. DECLARE_MAC_BUF(mac);
  1697. IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n",
  1698. print_mac(mac, hdr->addr1));
  1699. goto drop;
  1700. }
  1701. IWL_DEBUG_TX("station Id %d\n", sta_id);
  1702. qc = ieee80211_get_qos_ctrl(hdr);
  1703. if (qc) {
  1704. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  1705. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  1706. IEEE80211_SCTL_SEQ;
  1707. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  1708. (hdr->seq_ctrl &
  1709. __constant_cpu_to_le16(IEEE80211_SCTL_FRAG));
  1710. seq_number += 0x10;
  1711. #ifdef CONFIG_IWL4965_HT
  1712. /* aggregation is on for this <sta,tid> */
  1713. if (ctl->flags & IEEE80211_TXCTL_AMPDU)
  1714. txq_id = priv->stations[sta_id].tid[tid].agg.txq_id;
  1715. priv->stations[sta_id].tid[tid].tfds_in_queue++;
  1716. #endif /* CONFIG_IWL4965_HT */
  1717. }
  1718. /* Descriptor for chosen Tx queue */
  1719. txq = &priv->txq[txq_id];
  1720. q = &txq->q;
  1721. spin_lock_irqsave(&priv->lock, flags);
  1722. /* Set up first empty TFD within this queue's circular TFD buffer */
  1723. tfd = &txq->bd[q->write_ptr];
  1724. memset(tfd, 0, sizeof(*tfd));
  1725. control_flags = (u32 *) tfd;
  1726. idx = get_cmd_index(q, q->write_ptr, 0);
  1727. /* Set up driver data for this TFD */
  1728. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl4965_tx_info));
  1729. txq->txb[q->write_ptr].skb[0] = skb;
  1730. memcpy(&(txq->txb[q->write_ptr].status.control),
  1731. ctl, sizeof(struct ieee80211_tx_control));
  1732. /* Set up first empty entry in queue's array of Tx/cmd buffers */
  1733. out_cmd = &txq->cmd[idx];
  1734. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  1735. memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx));
  1736. /*
  1737. * Set up the Tx-command (not MAC!) header.
  1738. * Store the chosen Tx queue and TFD index within the sequence field;
  1739. * after Tx, uCode's Tx response will return this value so driver can
  1740. * locate the frame within the tx queue and do post-tx processing.
  1741. */
  1742. out_cmd->hdr.cmd = REPLY_TX;
  1743. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  1744. INDEX_TO_SEQ(q->write_ptr)));
  1745. /* Copy MAC header from skb into command buffer */
  1746. memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len);
  1747. /*
  1748. * Use the first empty entry in this queue's command buffer array
  1749. * to contain the Tx command and MAC header concatenated together
  1750. * (payload data will be in another buffer).
  1751. * Size of this varies, due to varying MAC header length.
  1752. * If end is not dword aligned, we'll have 2 extra bytes at the end
  1753. * of the MAC header (device reads on dword boundaries).
  1754. * We'll tell device about this padding later.
  1755. */
  1756. len = priv->hw_params.tx_cmd_len +
  1757. sizeof(struct iwl_cmd_header) + hdr_len;
  1758. len_org = len;
  1759. len = (len + 3) & ~3;
  1760. if (len_org != len)
  1761. len_org = 1;
  1762. else
  1763. len_org = 0;
  1764. /* Physical address of this Tx command's header (not MAC header!),
  1765. * within command buffer array. */
  1766. txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl_cmd) * idx +
  1767. offsetof(struct iwl_cmd, hdr);
  1768. /* Add buffer containing Tx command and MAC(!) header to TFD's
  1769. * first entry */
  1770. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len);
  1771. if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT))
  1772. iwl4965_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, sta_id);
  1773. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  1774. * if any (802.11 null frames have no payload). */
  1775. len = skb->len - hdr_len;
  1776. if (len) {
  1777. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  1778. len, PCI_DMA_TODEVICE);
  1779. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len);
  1780. }
  1781. /* Tell 4965 about any 2-byte padding after MAC header */
  1782. if (len_org)
  1783. out_cmd->cmd.tx.tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
  1784. /* Total # bytes to be transmitted */
  1785. len = (u16)skb->len;
  1786. out_cmd->cmd.tx.len = cpu_to_le16(len);
  1787. /* TODO need this for burst mode later on */
  1788. iwl4965_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id);
  1789. /* set is_hcca to 0; it probably will never be implemented */
  1790. iwl4965_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0);
  1791. iwl_update_tx_stats(priv, fc, len);
  1792. scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) +
  1793. offsetof(struct iwl4965_tx_cmd, scratch);
  1794. out_cmd->cmd.tx.dram_lsb_ptr = cpu_to_le32(scratch_phys);
  1795. out_cmd->cmd.tx.dram_msb_ptr = iwl_get_dma_hi_address(scratch_phys);
  1796. if (!ieee80211_get_morefrag(hdr)) {
  1797. txq->need_update = 1;
  1798. if (qc) {
  1799. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  1800. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  1801. }
  1802. } else {
  1803. wait_write_ptr = 1;
  1804. txq->need_update = 0;
  1805. }
  1806. iwl_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload,
  1807. sizeof(out_cmd->cmd.tx));
  1808. iwl_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr,
  1809. ieee80211_get_hdrlen(fc));
  1810. /* Set up entry for this TFD in Tx byte-count array */
  1811. priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, len);
  1812. /* Tell device the write index *just past* this latest filled TFD */
  1813. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  1814. rc = iwl4965_tx_queue_update_write_ptr(priv, txq);
  1815. spin_unlock_irqrestore(&priv->lock, flags);
  1816. if (rc)
  1817. return rc;
  1818. if ((iwl4965_queue_space(q) < q->high_mark)
  1819. && priv->mac80211_registered) {
  1820. if (wait_write_ptr) {
  1821. spin_lock_irqsave(&priv->lock, flags);
  1822. txq->need_update = 1;
  1823. iwl4965_tx_queue_update_write_ptr(priv, txq);
  1824. spin_unlock_irqrestore(&priv->lock, flags);
  1825. }
  1826. ieee80211_stop_queue(priv->hw, ctl->queue);
  1827. }
  1828. return 0;
  1829. drop_unlock:
  1830. spin_unlock_irqrestore(&priv->lock, flags);
  1831. drop:
  1832. return -1;
  1833. }
  1834. static void iwl4965_set_rate(struct iwl_priv *priv)
  1835. {
  1836. const struct ieee80211_supported_band *hw = NULL;
  1837. struct ieee80211_rate *rate;
  1838. int i;
  1839. hw = iwl_get_hw_mode(priv, priv->band);
  1840. if (!hw) {
  1841. IWL_ERROR("Failed to set rate: unable to get hw mode\n");
  1842. return;
  1843. }
  1844. priv->active_rate = 0;
  1845. priv->active_rate_basic = 0;
  1846. for (i = 0; i < hw->n_bitrates; i++) {
  1847. rate = &(hw->bitrates[i]);
  1848. if (rate->hw_value < IWL_RATE_COUNT)
  1849. priv->active_rate |= (1 << rate->hw_value);
  1850. }
  1851. IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
  1852. priv->active_rate, priv->active_rate_basic);
  1853. /*
  1854. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  1855. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  1856. * OFDM
  1857. */
  1858. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  1859. priv->staging_rxon.cck_basic_rates =
  1860. ((priv->active_rate_basic &
  1861. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  1862. else
  1863. priv->staging_rxon.cck_basic_rates =
  1864. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1865. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  1866. priv->staging_rxon.ofdm_basic_rates =
  1867. ((priv->active_rate_basic &
  1868. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  1869. IWL_FIRST_OFDM_RATE) & 0xFF;
  1870. else
  1871. priv->staging_rxon.ofdm_basic_rates =
  1872. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1873. }
  1874. void iwl4965_radio_kill_sw(struct iwl_priv *priv, int disable_radio)
  1875. {
  1876. unsigned long flags;
  1877. if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status))
  1878. return;
  1879. IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n",
  1880. disable_radio ? "OFF" : "ON");
  1881. if (disable_radio) {
  1882. iwl4965_scan_cancel(priv);
  1883. /* FIXME: This is a workaround for AP */
  1884. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  1885. spin_lock_irqsave(&priv->lock, flags);
  1886. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  1887. CSR_UCODE_SW_BIT_RFKILL);
  1888. spin_unlock_irqrestore(&priv->lock, flags);
  1889. /* call the host command only if no hw rf-kill set */
  1890. if (!test_bit(STATUS_RF_KILL_HW, &priv->status) &&
  1891. iwl_is_ready(priv))
  1892. iwl4965_send_card_state(priv,
  1893. CARD_STATE_CMD_DISABLE,
  1894. 0);
  1895. set_bit(STATUS_RF_KILL_SW, &priv->status);
  1896. /* make sure mac80211 stop sending Tx frame */
  1897. if (priv->mac80211_registered)
  1898. ieee80211_stop_queues(priv->hw);
  1899. }
  1900. return;
  1901. }
  1902. spin_lock_irqsave(&priv->lock, flags);
  1903. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1904. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  1905. spin_unlock_irqrestore(&priv->lock, flags);
  1906. /* wake up ucode */
  1907. msleep(10);
  1908. spin_lock_irqsave(&priv->lock, flags);
  1909. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  1910. if (!iwl_grab_nic_access(priv))
  1911. iwl_release_nic_access(priv);
  1912. spin_unlock_irqrestore(&priv->lock, flags);
  1913. if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
  1914. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  1915. "disabled by HW switch\n");
  1916. return;
  1917. }
  1918. queue_work(priv->workqueue, &priv->restart);
  1919. return;
  1920. }
  1921. #define IWL_PACKET_RETRY_TIME HZ
  1922. int iwl4965_is_duplicate_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  1923. {
  1924. u16 sc = le16_to_cpu(header->seq_ctrl);
  1925. u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4;
  1926. u16 frag = sc & IEEE80211_SCTL_FRAG;
  1927. u16 *last_seq, *last_frag;
  1928. unsigned long *last_time;
  1929. switch (priv->iw_mode) {
  1930. case IEEE80211_IF_TYPE_IBSS:{
  1931. struct list_head *p;
  1932. struct iwl4965_ibss_seq *entry = NULL;
  1933. u8 *mac = header->addr2;
  1934. int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1);
  1935. __list_for_each(p, &priv->ibss_mac_hash[index]) {
  1936. entry = list_entry(p, struct iwl4965_ibss_seq, list);
  1937. if (!compare_ether_addr(entry->mac, mac))
  1938. break;
  1939. }
  1940. if (p == &priv->ibss_mac_hash[index]) {
  1941. entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
  1942. if (!entry) {
  1943. IWL_ERROR("Cannot malloc new mac entry\n");
  1944. return 0;
  1945. }
  1946. memcpy(entry->mac, mac, ETH_ALEN);
  1947. entry->seq_num = seq;
  1948. entry->frag_num = frag;
  1949. entry->packet_time = jiffies;
  1950. list_add(&entry->list, &priv->ibss_mac_hash[index]);
  1951. return 0;
  1952. }
  1953. last_seq = &entry->seq_num;
  1954. last_frag = &entry->frag_num;
  1955. last_time = &entry->packet_time;
  1956. break;
  1957. }
  1958. case IEEE80211_IF_TYPE_STA:
  1959. last_seq = &priv->last_seq_num;
  1960. last_frag = &priv->last_frag_num;
  1961. last_time = &priv->last_packet_time;
  1962. break;
  1963. default:
  1964. return 0;
  1965. }
  1966. if ((*last_seq == seq) &&
  1967. time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) {
  1968. if (*last_frag == frag)
  1969. goto drop;
  1970. if (*last_frag + 1 != frag)
  1971. /* out-of-order fragment */
  1972. goto drop;
  1973. } else
  1974. *last_seq = seq;
  1975. *last_frag = frag;
  1976. *last_time = jiffies;
  1977. return 0;
  1978. drop:
  1979. return 1;
  1980. }
  1981. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  1982. #include "iwl-spectrum.h"
  1983. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  1984. #define BEACON_TIME_MASK_HIGH 0xFF000000
  1985. #define TIME_UNIT 1024
  1986. /*
  1987. * extended beacon time format
  1988. * time in usec will be changed into a 32-bit value in 8:24 format
  1989. * the high 1 byte is the beacon counts
  1990. * the lower 3 bytes is the time in usec within one beacon interval
  1991. */
  1992. static u32 iwl4965_usecs_to_beacons(u32 usec, u32 beacon_interval)
  1993. {
  1994. u32 quot;
  1995. u32 rem;
  1996. u32 interval = beacon_interval * 1024;
  1997. if (!interval || !usec)
  1998. return 0;
  1999. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  2000. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  2001. return (quot << 24) + rem;
  2002. }
  2003. /* base is usually what we get from ucode with each received frame,
  2004. * the same as HW timer counter counting down
  2005. */
  2006. static __le32 iwl4965_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  2007. {
  2008. u32 base_low = base & BEACON_TIME_MASK_LOW;
  2009. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  2010. u32 interval = beacon_interval * TIME_UNIT;
  2011. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  2012. (addon & BEACON_TIME_MASK_HIGH);
  2013. if (base_low > addon_low)
  2014. res += base_low - addon_low;
  2015. else if (base_low < addon_low) {
  2016. res += interval + base_low - addon_low;
  2017. res += (1 << 24);
  2018. } else
  2019. res += (1 << 24);
  2020. return cpu_to_le32(res);
  2021. }
  2022. static int iwl4965_get_measurement(struct iwl_priv *priv,
  2023. struct ieee80211_measurement_params *params,
  2024. u8 type)
  2025. {
  2026. struct iwl4965_spectrum_cmd spectrum;
  2027. struct iwl4965_rx_packet *res;
  2028. struct iwl_host_cmd cmd = {
  2029. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  2030. .data = (void *)&spectrum,
  2031. .meta.flags = CMD_WANT_SKB,
  2032. };
  2033. u32 add_time = le64_to_cpu(params->start_time);
  2034. int rc;
  2035. int spectrum_resp_status;
  2036. int duration = le16_to_cpu(params->duration);
  2037. if (iwl_is_associated(priv))
  2038. add_time =
  2039. iwl4965_usecs_to_beacons(
  2040. le64_to_cpu(params->start_time) - priv->last_tsf,
  2041. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2042. memset(&spectrum, 0, sizeof(spectrum));
  2043. spectrum.channel_count = cpu_to_le16(1);
  2044. spectrum.flags =
  2045. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  2046. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  2047. cmd.len = sizeof(spectrum);
  2048. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  2049. if (iwl_is_associated(priv))
  2050. spectrum.start_time =
  2051. iwl4965_add_beacon_time(priv->last_beacon_time,
  2052. add_time,
  2053. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2054. else
  2055. spectrum.start_time = 0;
  2056. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  2057. spectrum.channels[0].channel = params->channel;
  2058. spectrum.channels[0].type = type;
  2059. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  2060. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  2061. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  2062. rc = iwl_send_cmd_sync(priv, &cmd);
  2063. if (rc)
  2064. return rc;
  2065. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  2066. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  2067. IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n");
  2068. rc = -EIO;
  2069. }
  2070. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  2071. switch (spectrum_resp_status) {
  2072. case 0: /* Command will be handled */
  2073. if (res->u.spectrum.id != 0xff) {
  2074. IWL_DEBUG_INFO
  2075. ("Replaced existing measurement: %d\n",
  2076. res->u.spectrum.id);
  2077. priv->measurement_status &= ~MEASUREMENT_READY;
  2078. }
  2079. priv->measurement_status |= MEASUREMENT_ACTIVE;
  2080. rc = 0;
  2081. break;
  2082. case 1: /* Command will not be handled */
  2083. rc = -EAGAIN;
  2084. break;
  2085. }
  2086. dev_kfree_skb_any(cmd.meta.u.skb);
  2087. return rc;
  2088. }
  2089. #endif
  2090. static void iwl4965_txstatus_to_ieee(struct iwl_priv *priv,
  2091. struct iwl4965_tx_info *tx_sta)
  2092. {
  2093. tx_sta->status.ack_signal = 0;
  2094. tx_sta->status.excessive_retries = 0;
  2095. if (in_interrupt())
  2096. ieee80211_tx_status_irqsafe(priv->hw,
  2097. tx_sta->skb[0], &(tx_sta->status));
  2098. else
  2099. ieee80211_tx_status(priv->hw,
  2100. tx_sta->skb[0], &(tx_sta->status));
  2101. tx_sta->skb[0] = NULL;
  2102. }
  2103. /**
  2104. * iwl4965_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
  2105. *
  2106. * When FW advances 'R' index, all entries between old and new 'R' index
  2107. * need to be reclaimed. As result, some free space forms. If there is
  2108. * enough free space (> low mark), wake the stack that feeds us.
  2109. */
  2110. int iwl4965_tx_queue_reclaim(struct iwl_priv *priv, int txq_id, int index)
  2111. {
  2112. struct iwl4965_tx_queue *txq = &priv->txq[txq_id];
  2113. struct iwl4965_queue *q = &txq->q;
  2114. int nfreed = 0;
  2115. if ((index >= q->n_bd) || (x2_queue_used(q, index) == 0)) {
  2116. IWL_ERROR("Read index for DMA queue txq id (%d), index %d, "
  2117. "is out of range [0-%d] %d %d.\n", txq_id,
  2118. index, q->n_bd, q->write_ptr, q->read_ptr);
  2119. return 0;
  2120. }
  2121. for (index = iwl_queue_inc_wrap(index, q->n_bd);
  2122. q->read_ptr != index;
  2123. q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
  2124. if (txq_id != IWL_CMD_QUEUE_NUM) {
  2125. iwl4965_txstatus_to_ieee(priv,
  2126. &(txq->txb[txq->q.read_ptr]));
  2127. iwl4965_hw_txq_free_tfd(priv, txq);
  2128. } else if (nfreed > 1) {
  2129. IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index,
  2130. q->write_ptr, q->read_ptr);
  2131. queue_work(priv->workqueue, &priv->restart);
  2132. }
  2133. nfreed++;
  2134. }
  2135. return nfreed;
  2136. }
  2137. static int iwl4965_is_tx_success(u32 status)
  2138. {
  2139. status &= TX_STATUS_MSK;
  2140. return (status == TX_STATUS_SUCCESS)
  2141. || (status == TX_STATUS_DIRECT_DONE);
  2142. }
  2143. /******************************************************************************
  2144. *
  2145. * Generic RX handler implementations
  2146. *
  2147. ******************************************************************************/
  2148. #ifdef CONFIG_IWL4965_HT
  2149. static inline int iwl4965_get_ra_sta_id(struct iwl_priv *priv,
  2150. struct ieee80211_hdr *hdr)
  2151. {
  2152. if (priv->iw_mode == IEEE80211_IF_TYPE_STA)
  2153. return IWL_AP_ID;
  2154. else {
  2155. u8 *da = ieee80211_get_DA(hdr);
  2156. return iwl_find_station(priv, da);
  2157. }
  2158. }
  2159. static struct ieee80211_hdr *iwl4965_tx_queue_get_hdr(
  2160. struct iwl_priv *priv, int txq_id, int idx)
  2161. {
  2162. if (priv->txq[txq_id].txb[idx].skb[0])
  2163. return (struct ieee80211_hdr *)priv->txq[txq_id].
  2164. txb[idx].skb[0]->data;
  2165. return NULL;
  2166. }
  2167. static inline u32 iwl4965_get_scd_ssn(struct iwl4965_tx_resp *tx_resp)
  2168. {
  2169. __le32 *scd_ssn = (__le32 *)((u32 *)&tx_resp->status +
  2170. tx_resp->frame_count);
  2171. return le32_to_cpu(*scd_ssn) & MAX_SN;
  2172. }
  2173. /**
  2174. * iwl4965_tx_status_reply_tx - Handle Tx rspnse for frames in aggregation queue
  2175. */
  2176. static int iwl4965_tx_status_reply_tx(struct iwl_priv *priv,
  2177. struct iwl4965_ht_agg *agg,
  2178. struct iwl4965_tx_resp_agg *tx_resp,
  2179. u16 start_idx)
  2180. {
  2181. u16 status;
  2182. struct agg_tx_status *frame_status = &tx_resp->status;
  2183. struct ieee80211_tx_status *tx_status = NULL;
  2184. struct ieee80211_hdr *hdr = NULL;
  2185. int i, sh;
  2186. int txq_id, idx;
  2187. u16 seq;
  2188. if (agg->wait_for_ba)
  2189. IWL_DEBUG_TX_REPLY("got tx response w/o block-ack\n");
  2190. agg->frame_count = tx_resp->frame_count;
  2191. agg->start_idx = start_idx;
  2192. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  2193. agg->bitmap = 0;
  2194. /* # frames attempted by Tx command */
  2195. if (agg->frame_count == 1) {
  2196. /* Only one frame was attempted; no block-ack will arrive */
  2197. status = le16_to_cpu(frame_status[0].status);
  2198. seq = le16_to_cpu(frame_status[0].sequence);
  2199. idx = SEQ_TO_INDEX(seq);
  2200. txq_id = SEQ_TO_QUEUE(seq);
  2201. /* FIXME: code repetition */
  2202. IWL_DEBUG_TX_REPLY("FrameCnt = %d, StartIdx=%d idx=%d\n",
  2203. agg->frame_count, agg->start_idx, idx);
  2204. tx_status = &(priv->txq[txq_id].txb[idx].status);
  2205. tx_status->retry_count = tx_resp->failure_frame;
  2206. tx_status->control.flags &= ~IEEE80211_TXCTL_AMPDU;
  2207. tx_status->flags = iwl4965_is_tx_success(status)?
  2208. IEEE80211_TX_STATUS_ACK : 0;
  2209. iwl4965_hwrate_to_tx_control(priv,
  2210. le32_to_cpu(tx_resp->rate_n_flags),
  2211. &tx_status->control);
  2212. /* FIXME: code repetition end */
  2213. IWL_DEBUG_TX_REPLY("1 Frame 0x%x failure :%d\n",
  2214. status & 0xff, tx_resp->failure_frame);
  2215. IWL_DEBUG_TX_REPLY("Rate Info rate_n_flags=%x\n",
  2216. iwl4965_hw_get_rate_n_flags(tx_resp->rate_n_flags));
  2217. agg->wait_for_ba = 0;
  2218. } else {
  2219. /* Two or more frames were attempted; expect block-ack */
  2220. u64 bitmap = 0;
  2221. int start = agg->start_idx;
  2222. /* Construct bit-map of pending frames within Tx window */
  2223. for (i = 0; i < agg->frame_count; i++) {
  2224. u16 sc;
  2225. status = le16_to_cpu(frame_status[i].status);
  2226. seq = le16_to_cpu(frame_status[i].sequence);
  2227. idx = SEQ_TO_INDEX(seq);
  2228. txq_id = SEQ_TO_QUEUE(seq);
  2229. if (status & (AGG_TX_STATE_FEW_BYTES_MSK |
  2230. AGG_TX_STATE_ABORT_MSK))
  2231. continue;
  2232. IWL_DEBUG_TX_REPLY("FrameCnt = %d, txq_id=%d idx=%d\n",
  2233. agg->frame_count, txq_id, idx);
  2234. hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, idx);
  2235. sc = le16_to_cpu(hdr->seq_ctrl);
  2236. if (idx != (SEQ_TO_SN(sc) & 0xff)) {
  2237. IWL_ERROR("BUG_ON idx doesn't match seq control"
  2238. " idx=%d, seq_idx=%d, seq=%d\n",
  2239. idx, SEQ_TO_SN(sc),
  2240. hdr->seq_ctrl);
  2241. return -1;
  2242. }
  2243. IWL_DEBUG_TX_REPLY("AGG Frame i=%d idx %d seq=%d\n",
  2244. i, idx, SEQ_TO_SN(sc));
  2245. sh = idx - start;
  2246. if (sh > 64) {
  2247. sh = (start - idx) + 0xff;
  2248. bitmap = bitmap << sh;
  2249. sh = 0;
  2250. start = idx;
  2251. } else if (sh < -64)
  2252. sh = 0xff - (start - idx);
  2253. else if (sh < 0) {
  2254. sh = start - idx;
  2255. start = idx;
  2256. bitmap = bitmap << sh;
  2257. sh = 0;
  2258. }
  2259. bitmap |= (1 << sh);
  2260. IWL_DEBUG_TX_REPLY("start=%d bitmap=0x%x\n",
  2261. start, (u32)(bitmap & 0xFFFFFFFF));
  2262. }
  2263. agg->bitmap = bitmap;
  2264. agg->start_idx = start;
  2265. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  2266. IWL_DEBUG_TX_REPLY("Frames %d start_idx=%d bitmap=0x%llx\n",
  2267. agg->frame_count, agg->start_idx,
  2268. (unsigned long long)agg->bitmap);
  2269. if (bitmap)
  2270. agg->wait_for_ba = 1;
  2271. }
  2272. return 0;
  2273. }
  2274. #endif
  2275. /**
  2276. * iwl4965_rx_reply_tx - Handle standard (non-aggregation) Tx response
  2277. */
  2278. static void iwl4965_rx_reply_tx(struct iwl_priv *priv,
  2279. struct iwl4965_rx_mem_buffer *rxb)
  2280. {
  2281. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2282. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  2283. int txq_id = SEQ_TO_QUEUE(sequence);
  2284. int index = SEQ_TO_INDEX(sequence);
  2285. struct iwl4965_tx_queue *txq = &priv->txq[txq_id];
  2286. struct ieee80211_tx_status *tx_status;
  2287. struct iwl4965_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
  2288. u32 status = le32_to_cpu(tx_resp->status);
  2289. #ifdef CONFIG_IWL4965_HT
  2290. int tid = MAX_TID_COUNT, sta_id = IWL_INVALID_STATION;
  2291. struct ieee80211_hdr *hdr;
  2292. __le16 *qc;
  2293. #endif
  2294. if ((index >= txq->q.n_bd) || (x2_queue_used(&txq->q, index) == 0)) {
  2295. IWL_ERROR("Read index for DMA queue txq_id (%d) index %d "
  2296. "is out of range [0-%d] %d %d\n", txq_id,
  2297. index, txq->q.n_bd, txq->q.write_ptr,
  2298. txq->q.read_ptr);
  2299. return;
  2300. }
  2301. #ifdef CONFIG_IWL4965_HT
  2302. hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, index);
  2303. qc = ieee80211_get_qos_ctrl(hdr);
  2304. if (qc)
  2305. tid = le16_to_cpu(*qc) & 0xf;
  2306. sta_id = iwl4965_get_ra_sta_id(priv, hdr);
  2307. if (txq->sched_retry && unlikely(sta_id == IWL_INVALID_STATION)) {
  2308. IWL_ERROR("Station not known\n");
  2309. return;
  2310. }
  2311. if (txq->sched_retry) {
  2312. const u32 scd_ssn = iwl4965_get_scd_ssn(tx_resp);
  2313. struct iwl4965_ht_agg *agg = NULL;
  2314. if (!qc)
  2315. return;
  2316. agg = &priv->stations[sta_id].tid[tid].agg;
  2317. iwl4965_tx_status_reply_tx(priv, agg,
  2318. (struct iwl4965_tx_resp_agg *)tx_resp, index);
  2319. if ((tx_resp->frame_count == 1) &&
  2320. !iwl4965_is_tx_success(status)) {
  2321. /* TODO: send BAR */
  2322. }
  2323. if (txq->q.read_ptr != (scd_ssn & 0xff)) {
  2324. int freed, ampdu_q;
  2325. index = iwl_queue_dec_wrap(scd_ssn & 0xff, txq->q.n_bd);
  2326. IWL_DEBUG_TX_REPLY("Retry scheduler reclaim scd_ssn "
  2327. "%d index %d\n", scd_ssn , index);
  2328. freed = iwl4965_tx_queue_reclaim(priv, txq_id, index);
  2329. priv->stations[sta_id].tid[tid].tfds_in_queue -= freed;
  2330. if (iwl4965_queue_space(&txq->q) > txq->q.low_mark &&
  2331. txq_id >= 0 && priv->mac80211_registered &&
  2332. agg->state != IWL_EMPTYING_HW_QUEUE_DELBA) {
  2333. /* calculate mac80211 ampdu sw queue to wake */
  2334. ampdu_q = txq_id - IWL_BACK_QUEUE_FIRST_ID +
  2335. priv->hw->queues;
  2336. if (agg->state == IWL_AGG_OFF)
  2337. ieee80211_wake_queue(priv->hw, txq_id);
  2338. else
  2339. ieee80211_wake_queue(priv->hw, ampdu_q);
  2340. }
  2341. iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id);
  2342. }
  2343. } else {
  2344. #endif /* CONFIG_IWL4965_HT */
  2345. tx_status = &(txq->txb[txq->q.read_ptr].status);
  2346. tx_status->retry_count = tx_resp->failure_frame;
  2347. tx_status->flags =
  2348. iwl4965_is_tx_success(status) ? IEEE80211_TX_STATUS_ACK : 0;
  2349. iwl4965_hwrate_to_tx_control(priv, le32_to_cpu(tx_resp->rate_n_flags),
  2350. &tx_status->control);
  2351. IWL_DEBUG_TX("Tx queue %d Status %s (0x%08x) rate_n_flags 0x%x "
  2352. "retries %d\n", txq_id, iwl4965_get_tx_fail_reason(status),
  2353. status, le32_to_cpu(tx_resp->rate_n_flags),
  2354. tx_resp->failure_frame);
  2355. IWL_DEBUG_TX_REPLY("Tx queue reclaim %d\n", index);
  2356. if (index != -1) {
  2357. int freed = iwl4965_tx_queue_reclaim(priv, txq_id, index);
  2358. #ifdef CONFIG_IWL4965_HT
  2359. if (tid != MAX_TID_COUNT)
  2360. priv->stations[sta_id].tid[tid].tfds_in_queue -= freed;
  2361. if (iwl4965_queue_space(&txq->q) > txq->q.low_mark &&
  2362. (txq_id >= 0) && priv->mac80211_registered)
  2363. ieee80211_wake_queue(priv->hw, txq_id);
  2364. if (tid != MAX_TID_COUNT)
  2365. iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id);
  2366. #endif
  2367. }
  2368. #ifdef CONFIG_IWL4965_HT
  2369. }
  2370. #endif /* CONFIG_IWL4965_HT */
  2371. if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK))
  2372. IWL_ERROR("TODO: Implement Tx ABORT REQUIRED!!!\n");
  2373. }
  2374. static void iwl4965_rx_reply_alive(struct iwl_priv *priv,
  2375. struct iwl4965_rx_mem_buffer *rxb)
  2376. {
  2377. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2378. struct iwl4965_alive_resp *palive;
  2379. struct delayed_work *pwork;
  2380. palive = &pkt->u.alive_frame;
  2381. IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
  2382. "0x%01X 0x%01X\n",
  2383. palive->is_valid, palive->ver_type,
  2384. palive->ver_subtype);
  2385. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  2386. IWL_DEBUG_INFO("Initialization Alive received.\n");
  2387. memcpy(&priv->card_alive_init,
  2388. &pkt->u.alive_frame,
  2389. sizeof(struct iwl4965_init_alive_resp));
  2390. pwork = &priv->init_alive_start;
  2391. } else {
  2392. IWL_DEBUG_INFO("Runtime Alive received.\n");
  2393. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  2394. sizeof(struct iwl4965_alive_resp));
  2395. pwork = &priv->alive_start;
  2396. }
  2397. /* We delay the ALIVE response by 5ms to
  2398. * give the HW RF Kill time to activate... */
  2399. if (palive->is_valid == UCODE_VALID_OK)
  2400. queue_delayed_work(priv->workqueue, pwork,
  2401. msecs_to_jiffies(5));
  2402. else
  2403. IWL_WARNING("uCode did not respond OK.\n");
  2404. }
  2405. static void iwl4965_rx_reply_add_sta(struct iwl_priv *priv,
  2406. struct iwl4965_rx_mem_buffer *rxb)
  2407. {
  2408. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2409. IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  2410. return;
  2411. }
  2412. static void iwl4965_rx_reply_error(struct iwl_priv *priv,
  2413. struct iwl4965_rx_mem_buffer *rxb)
  2414. {
  2415. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2416. IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
  2417. "seq 0x%04X ser 0x%08X\n",
  2418. le32_to_cpu(pkt->u.err_resp.error_type),
  2419. get_cmd_string(pkt->u.err_resp.cmd_id),
  2420. pkt->u.err_resp.cmd_id,
  2421. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  2422. le32_to_cpu(pkt->u.err_resp.error_info));
  2423. }
  2424. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  2425. static void iwl4965_rx_csa(struct iwl_priv *priv, struct iwl4965_rx_mem_buffer *rxb)
  2426. {
  2427. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2428. struct iwl4965_rxon_cmd *rxon = (void *)&priv->active_rxon;
  2429. struct iwl4965_csa_notification *csa = &(pkt->u.csa_notif);
  2430. IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
  2431. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  2432. rxon->channel = csa->channel;
  2433. priv->staging_rxon.channel = csa->channel;
  2434. }
  2435. static void iwl4965_rx_spectrum_measure_notif(struct iwl_priv *priv,
  2436. struct iwl4965_rx_mem_buffer *rxb)
  2437. {
  2438. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  2439. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2440. struct iwl4965_spectrum_notification *report = &(pkt->u.spectrum_notif);
  2441. if (!report->state) {
  2442. IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO,
  2443. "Spectrum Measure Notification: Start\n");
  2444. return;
  2445. }
  2446. memcpy(&priv->measure_report, report, sizeof(*report));
  2447. priv->measurement_status |= MEASUREMENT_READY;
  2448. #endif
  2449. }
  2450. static void iwl4965_rx_pm_sleep_notif(struct iwl_priv *priv,
  2451. struct iwl4965_rx_mem_buffer *rxb)
  2452. {
  2453. #ifdef CONFIG_IWLWIFI_DEBUG
  2454. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2455. struct iwl4965_sleep_notification *sleep = &(pkt->u.sleep_notif);
  2456. IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
  2457. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  2458. #endif
  2459. }
  2460. static void iwl4965_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  2461. struct iwl4965_rx_mem_buffer *rxb)
  2462. {
  2463. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2464. IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
  2465. "notification for %s:\n",
  2466. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  2467. iwl_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  2468. }
  2469. static void iwl4965_bg_beacon_update(struct work_struct *work)
  2470. {
  2471. struct iwl_priv *priv =
  2472. container_of(work, struct iwl_priv, beacon_update);
  2473. struct sk_buff *beacon;
  2474. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  2475. beacon = ieee80211_beacon_get(priv->hw, priv->vif, NULL);
  2476. if (!beacon) {
  2477. IWL_ERROR("update beacon failed\n");
  2478. return;
  2479. }
  2480. mutex_lock(&priv->mutex);
  2481. /* new beacon skb is allocated every time; dispose previous.*/
  2482. if (priv->ibss_beacon)
  2483. dev_kfree_skb(priv->ibss_beacon);
  2484. priv->ibss_beacon = beacon;
  2485. mutex_unlock(&priv->mutex);
  2486. iwl4965_send_beacon_cmd(priv);
  2487. }
  2488. static void iwl4965_rx_beacon_notif(struct iwl_priv *priv,
  2489. struct iwl4965_rx_mem_buffer *rxb)
  2490. {
  2491. #ifdef CONFIG_IWLWIFI_DEBUG
  2492. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2493. struct iwl4965_beacon_notif *beacon = &(pkt->u.beacon_status);
  2494. u8 rate = iwl4965_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  2495. IWL_DEBUG_RX("beacon status %x retries %d iss %d "
  2496. "tsf %d %d rate %d\n",
  2497. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  2498. beacon->beacon_notify_hdr.failure_frame,
  2499. le32_to_cpu(beacon->ibss_mgr_status),
  2500. le32_to_cpu(beacon->high_tsf),
  2501. le32_to_cpu(beacon->low_tsf), rate);
  2502. #endif
  2503. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  2504. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  2505. queue_work(priv->workqueue, &priv->beacon_update);
  2506. }
  2507. /* Service response to REPLY_SCAN_CMD (0x80) */
  2508. static void iwl4965_rx_reply_scan(struct iwl_priv *priv,
  2509. struct iwl4965_rx_mem_buffer *rxb)
  2510. {
  2511. #ifdef CONFIG_IWLWIFI_DEBUG
  2512. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2513. struct iwl4965_scanreq_notification *notif =
  2514. (struct iwl4965_scanreq_notification *)pkt->u.raw;
  2515. IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status);
  2516. #endif
  2517. }
  2518. /* Service SCAN_START_NOTIFICATION (0x82) */
  2519. static void iwl4965_rx_scan_start_notif(struct iwl_priv *priv,
  2520. struct iwl4965_rx_mem_buffer *rxb)
  2521. {
  2522. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2523. struct iwl4965_scanstart_notification *notif =
  2524. (struct iwl4965_scanstart_notification *)pkt->u.raw;
  2525. priv->scan_start_tsf = le32_to_cpu(notif->tsf_low);
  2526. IWL_DEBUG_SCAN("Scan start: "
  2527. "%d [802.11%s] "
  2528. "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n",
  2529. notif->channel,
  2530. notif->band ? "bg" : "a",
  2531. notif->tsf_high,
  2532. notif->tsf_low, notif->status, notif->beacon_timer);
  2533. }
  2534. /* Service SCAN_RESULTS_NOTIFICATION (0x83) */
  2535. static void iwl4965_rx_scan_results_notif(struct iwl_priv *priv,
  2536. struct iwl4965_rx_mem_buffer *rxb)
  2537. {
  2538. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2539. struct iwl4965_scanresults_notification *notif =
  2540. (struct iwl4965_scanresults_notification *)pkt->u.raw;
  2541. IWL_DEBUG_SCAN("Scan ch.res: "
  2542. "%d [802.11%s] "
  2543. "(TSF: 0x%08X:%08X) - %d "
  2544. "elapsed=%lu usec (%dms since last)\n",
  2545. notif->channel,
  2546. notif->band ? "bg" : "a",
  2547. le32_to_cpu(notif->tsf_high),
  2548. le32_to_cpu(notif->tsf_low),
  2549. le32_to_cpu(notif->statistics[0]),
  2550. le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf,
  2551. jiffies_to_msecs(elapsed_jiffies
  2552. (priv->last_scan_jiffies, jiffies)));
  2553. priv->last_scan_jiffies = jiffies;
  2554. priv->next_scan_jiffies = 0;
  2555. }
  2556. /* Service SCAN_COMPLETE_NOTIFICATION (0x84) */
  2557. static void iwl4965_rx_scan_complete_notif(struct iwl_priv *priv,
  2558. struct iwl4965_rx_mem_buffer *rxb)
  2559. {
  2560. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2561. struct iwl4965_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
  2562. IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
  2563. scan_notif->scanned_channels,
  2564. scan_notif->tsf_low,
  2565. scan_notif->tsf_high, scan_notif->status);
  2566. /* The HW is no longer scanning */
  2567. clear_bit(STATUS_SCAN_HW, &priv->status);
  2568. /* The scan completion notification came in, so kill that timer... */
  2569. cancel_delayed_work(&priv->scan_check);
  2570. IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n",
  2571. (priv->scan_bands == 2) ? "2.4" : "5.2",
  2572. jiffies_to_msecs(elapsed_jiffies
  2573. (priv->scan_pass_start, jiffies)));
  2574. /* Remove this scanned band from the list
  2575. * of pending bands to scan */
  2576. priv->scan_bands--;
  2577. /* If a request to abort was given, or the scan did not succeed
  2578. * then we reset the scan state machine and terminate,
  2579. * re-queuing another scan if one has been requested */
  2580. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2581. IWL_DEBUG_INFO("Aborted scan completed.\n");
  2582. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  2583. } else {
  2584. /* If there are more bands on this scan pass reschedule */
  2585. if (priv->scan_bands > 0)
  2586. goto reschedule;
  2587. }
  2588. priv->last_scan_jiffies = jiffies;
  2589. priv->next_scan_jiffies = 0;
  2590. IWL_DEBUG_INFO("Setting scan to off\n");
  2591. clear_bit(STATUS_SCANNING, &priv->status);
  2592. IWL_DEBUG_INFO("Scan took %dms\n",
  2593. jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies)));
  2594. queue_work(priv->workqueue, &priv->scan_completed);
  2595. return;
  2596. reschedule:
  2597. priv->scan_pass_start = jiffies;
  2598. queue_work(priv->workqueue, &priv->request_scan);
  2599. }
  2600. /* Handle notification from uCode that card's power state is changing
  2601. * due to software, hardware, or critical temperature RFKILL */
  2602. static void iwl4965_rx_card_state_notif(struct iwl_priv *priv,
  2603. struct iwl4965_rx_mem_buffer *rxb)
  2604. {
  2605. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2606. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  2607. unsigned long status = priv->status;
  2608. IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
  2609. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  2610. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  2611. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  2612. RF_CARD_DISABLED)) {
  2613. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  2614. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2615. if (!iwl_grab_nic_access(priv)) {
  2616. iwl_write_direct32(
  2617. priv, HBUS_TARG_MBX_C,
  2618. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  2619. iwl_release_nic_access(priv);
  2620. }
  2621. if (!(flags & RXON_CARD_DISABLED)) {
  2622. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2623. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2624. if (!iwl_grab_nic_access(priv)) {
  2625. iwl_write_direct32(
  2626. priv, HBUS_TARG_MBX_C,
  2627. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  2628. iwl_release_nic_access(priv);
  2629. }
  2630. }
  2631. if (flags & RF_CARD_DISABLED) {
  2632. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  2633. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  2634. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  2635. if (!iwl_grab_nic_access(priv))
  2636. iwl_release_nic_access(priv);
  2637. }
  2638. }
  2639. if (flags & HW_CARD_DISABLED)
  2640. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2641. else
  2642. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2643. if (flags & SW_CARD_DISABLED)
  2644. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2645. else
  2646. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  2647. if (!(flags & RXON_CARD_DISABLED))
  2648. iwl4965_scan_cancel(priv);
  2649. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  2650. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  2651. (test_bit(STATUS_RF_KILL_SW, &status) !=
  2652. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  2653. queue_work(priv->workqueue, &priv->rf_kill);
  2654. else
  2655. wake_up_interruptible(&priv->wait_command_queue);
  2656. }
  2657. /**
  2658. * iwl4965_setup_rx_handlers - Initialize Rx handler callbacks
  2659. *
  2660. * Setup the RX handlers for each of the reply types sent from the uCode
  2661. * to the host.
  2662. *
  2663. * This function chains into the hardware specific files for them to setup
  2664. * any hardware specific handlers as well.
  2665. */
  2666. static void iwl4965_setup_rx_handlers(struct iwl_priv *priv)
  2667. {
  2668. priv->rx_handlers[REPLY_ALIVE] = iwl4965_rx_reply_alive;
  2669. priv->rx_handlers[REPLY_ADD_STA] = iwl4965_rx_reply_add_sta;
  2670. priv->rx_handlers[REPLY_ERROR] = iwl4965_rx_reply_error;
  2671. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl4965_rx_csa;
  2672. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  2673. iwl4965_rx_spectrum_measure_notif;
  2674. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl4965_rx_pm_sleep_notif;
  2675. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  2676. iwl4965_rx_pm_debug_statistics_notif;
  2677. priv->rx_handlers[BEACON_NOTIFICATION] = iwl4965_rx_beacon_notif;
  2678. /*
  2679. * The same handler is used for both the REPLY to a discrete
  2680. * statistics request from the host as well as for the periodic
  2681. * statistics notifications (after received beacons) from the uCode.
  2682. */
  2683. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl4965_hw_rx_statistics;
  2684. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl4965_hw_rx_statistics;
  2685. priv->rx_handlers[REPLY_SCAN_CMD] = iwl4965_rx_reply_scan;
  2686. priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl4965_rx_scan_start_notif;
  2687. priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] =
  2688. iwl4965_rx_scan_results_notif;
  2689. priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] =
  2690. iwl4965_rx_scan_complete_notif;
  2691. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl4965_rx_card_state_notif;
  2692. priv->rx_handlers[REPLY_TX] = iwl4965_rx_reply_tx;
  2693. /* Set up hardware specific Rx handlers */
  2694. priv->cfg->ops->lib->rx_handler_setup(priv);
  2695. }
  2696. /**
  2697. * iwl4965_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
  2698. * @rxb: Rx buffer to reclaim
  2699. *
  2700. * If an Rx buffer has an async callback associated with it the callback
  2701. * will be executed. The attached skb (if present) will only be freed
  2702. * if the callback returns 1
  2703. */
  2704. static void iwl4965_tx_cmd_complete(struct iwl_priv *priv,
  2705. struct iwl4965_rx_mem_buffer *rxb)
  2706. {
  2707. struct iwl4965_rx_packet *pkt = (struct iwl4965_rx_packet *)rxb->skb->data;
  2708. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  2709. int txq_id = SEQ_TO_QUEUE(sequence);
  2710. int index = SEQ_TO_INDEX(sequence);
  2711. int huge = sequence & SEQ_HUGE_FRAME;
  2712. int cmd_index;
  2713. struct iwl_cmd *cmd;
  2714. /* If a Tx command is being handled and it isn't in the actual
  2715. * command queue then there a command routing bug has been introduced
  2716. * in the queue management code. */
  2717. if (txq_id != IWL_CMD_QUEUE_NUM)
  2718. IWL_ERROR("Error wrong command queue %d command id 0x%X\n",
  2719. txq_id, pkt->hdr.cmd);
  2720. BUG_ON(txq_id != IWL_CMD_QUEUE_NUM);
  2721. cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge);
  2722. cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index];
  2723. /* Input error checking is done when commands are added to queue. */
  2724. if (cmd->meta.flags & CMD_WANT_SKB) {
  2725. cmd->meta.source->u.skb = rxb->skb;
  2726. rxb->skb = NULL;
  2727. } else if (cmd->meta.u.callback &&
  2728. !cmd->meta.u.callback(priv, cmd, rxb->skb))
  2729. rxb->skb = NULL;
  2730. iwl4965_tx_queue_reclaim(priv, txq_id, index);
  2731. if (!(cmd->meta.flags & CMD_ASYNC)) {
  2732. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  2733. wake_up_interruptible(&priv->wait_command_queue);
  2734. }
  2735. }
  2736. /************************** RX-FUNCTIONS ****************************/
  2737. /*
  2738. * Rx theory of operation
  2739. *
  2740. * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),
  2741. * each of which point to Receive Buffers to be filled by 4965. These get
  2742. * used not only for Rx frames, but for any command response or notification
  2743. * from the 4965. The driver and 4965 manage the Rx buffers by means
  2744. * of indexes into the circular buffer.
  2745. *
  2746. * Rx Queue Indexes
  2747. * The host/firmware share two index registers for managing the Rx buffers.
  2748. *
  2749. * The READ index maps to the first position that the firmware may be writing
  2750. * to -- the driver can read up to (but not including) this position and get
  2751. * good data.
  2752. * The READ index is managed by the firmware once the card is enabled.
  2753. *
  2754. * The WRITE index maps to the last position the driver has read from -- the
  2755. * position preceding WRITE is the last slot the firmware can place a packet.
  2756. *
  2757. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  2758. * WRITE = READ.
  2759. *
  2760. * During initialization, the host sets up the READ queue position to the first
  2761. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  2762. *
  2763. * When the firmware places a packet in a buffer, it will advance the READ index
  2764. * and fire the RX interrupt. The driver can then query the READ index and
  2765. * process as many packets as possible, moving the WRITE index forward as it
  2766. * resets the Rx queue buffers with new memory.
  2767. *
  2768. * The management in the driver is as follows:
  2769. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  2770. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  2771. * to replenish the iwl->rxq->rx_free.
  2772. * + In iwl4965_rx_replenish (scheduled) if 'processed' != 'read' then the
  2773. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  2774. * 'processed' and 'read' driver indexes as well)
  2775. * + A received packet is processed and handed to the kernel network stack,
  2776. * detached from the iwl->rxq. The driver 'processed' index is updated.
  2777. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  2778. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  2779. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  2780. * were enough free buffers and RX_STALLED is set it is cleared.
  2781. *
  2782. *
  2783. * Driver sequence:
  2784. *
  2785. * iwl4965_rx_queue_alloc() Allocates rx_free
  2786. * iwl4965_rx_replenish() Replenishes rx_free list from rx_used, and calls
  2787. * iwl4965_rx_queue_restock
  2788. * iwl4965_rx_queue_restock() Moves available buffers from rx_free into Rx
  2789. * queue, updates firmware pointers, and updates
  2790. * the WRITE index. If insufficient rx_free buffers
  2791. * are available, schedules iwl4965_rx_replenish
  2792. *
  2793. * -- enable interrupts --
  2794. * ISR - iwl4965_rx() Detach iwl4965_rx_mem_buffers from pool up to the
  2795. * READ INDEX, detaching the SKB from the pool.
  2796. * Moves the packet buffer from queue to rx_used.
  2797. * Calls iwl4965_rx_queue_restock to refill any empty
  2798. * slots.
  2799. * ...
  2800. *
  2801. */
  2802. /**
  2803. * iwl4965_rx_queue_space - Return number of free slots available in queue.
  2804. */
  2805. static int iwl4965_rx_queue_space(const struct iwl4965_rx_queue *q)
  2806. {
  2807. int s = q->read - q->write;
  2808. if (s <= 0)
  2809. s += RX_QUEUE_SIZE;
  2810. /* keep some buffer to not confuse full and empty queue */
  2811. s -= 2;
  2812. if (s < 0)
  2813. s = 0;
  2814. return s;
  2815. }
  2816. /**
  2817. * iwl4965_rx_queue_update_write_ptr - Update the write pointer for the RX queue
  2818. */
  2819. int iwl4965_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl4965_rx_queue *q)
  2820. {
  2821. u32 reg = 0;
  2822. int rc = 0;
  2823. unsigned long flags;
  2824. spin_lock_irqsave(&q->lock, flags);
  2825. if (q->need_update == 0)
  2826. goto exit_unlock;
  2827. /* If power-saving is in use, make sure device is awake */
  2828. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  2829. reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
  2830. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  2831. iwl_set_bit(priv, CSR_GP_CNTRL,
  2832. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2833. goto exit_unlock;
  2834. }
  2835. rc = iwl_grab_nic_access(priv);
  2836. if (rc)
  2837. goto exit_unlock;
  2838. /* Device expects a multiple of 8 */
  2839. iwl_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
  2840. q->write & ~0x7);
  2841. iwl_release_nic_access(priv);
  2842. /* Else device is assumed to be awake */
  2843. } else
  2844. /* Device expects a multiple of 8 */
  2845. iwl_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
  2846. q->need_update = 0;
  2847. exit_unlock:
  2848. spin_unlock_irqrestore(&q->lock, flags);
  2849. return rc;
  2850. }
  2851. /**
  2852. * iwl4965_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  2853. */
  2854. static inline __le32 iwl4965_dma_addr2rbd_ptr(struct iwl_priv *priv,
  2855. dma_addr_t dma_addr)
  2856. {
  2857. return cpu_to_le32((u32)(dma_addr >> 8));
  2858. }
  2859. /**
  2860. * iwl4965_rx_queue_restock - refill RX queue from pre-allocated pool
  2861. *
  2862. * If there are slots in the RX queue that need to be restocked,
  2863. * and we have free pre-allocated buffers, fill the ranks as much
  2864. * as we can, pulling from rx_free.
  2865. *
  2866. * This moves the 'write' index forward to catch up with 'processed', and
  2867. * also updates the memory address in the firmware to reference the new
  2868. * target buffer.
  2869. */
  2870. static int iwl4965_rx_queue_restock(struct iwl_priv *priv)
  2871. {
  2872. struct iwl4965_rx_queue *rxq = &priv->rxq;
  2873. struct list_head *element;
  2874. struct iwl4965_rx_mem_buffer *rxb;
  2875. unsigned long flags;
  2876. int write, rc;
  2877. spin_lock_irqsave(&rxq->lock, flags);
  2878. write = rxq->write & ~0x7;
  2879. while ((iwl4965_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  2880. /* Get next free Rx buffer, remove from free list */
  2881. element = rxq->rx_free.next;
  2882. rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list);
  2883. list_del(element);
  2884. /* Point to Rx buffer via next RBD in circular buffer */
  2885. rxq->bd[rxq->write] = iwl4965_dma_addr2rbd_ptr(priv, rxb->dma_addr);
  2886. rxq->queue[rxq->write] = rxb;
  2887. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  2888. rxq->free_count--;
  2889. }
  2890. spin_unlock_irqrestore(&rxq->lock, flags);
  2891. /* If the pre-allocated buffer pool is dropping low, schedule to
  2892. * refill it */
  2893. if (rxq->free_count <= RX_LOW_WATERMARK)
  2894. queue_work(priv->workqueue, &priv->rx_replenish);
  2895. /* If we've added more space for the firmware to place data, tell it.
  2896. * Increment device's write pointer in multiples of 8. */
  2897. if ((write != (rxq->write & ~0x7))
  2898. || (abs(rxq->write - rxq->read) > 7)) {
  2899. spin_lock_irqsave(&rxq->lock, flags);
  2900. rxq->need_update = 1;
  2901. spin_unlock_irqrestore(&rxq->lock, flags);
  2902. rc = iwl4965_rx_queue_update_write_ptr(priv, rxq);
  2903. if (rc)
  2904. return rc;
  2905. }
  2906. return 0;
  2907. }
  2908. /**
  2909. * iwl4965_rx_replenish - Move all used packet from rx_used to rx_free
  2910. *
  2911. * When moving to rx_free an SKB is allocated for the slot.
  2912. *
  2913. * Also restock the Rx queue via iwl4965_rx_queue_restock.
  2914. * This is called as a scheduled work item (except for during initialization)
  2915. */
  2916. static void iwl4965_rx_allocate(struct iwl_priv *priv)
  2917. {
  2918. struct iwl4965_rx_queue *rxq = &priv->rxq;
  2919. struct list_head *element;
  2920. struct iwl4965_rx_mem_buffer *rxb;
  2921. unsigned long flags;
  2922. spin_lock_irqsave(&rxq->lock, flags);
  2923. while (!list_empty(&rxq->rx_used)) {
  2924. element = rxq->rx_used.next;
  2925. rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list);
  2926. /* Alloc a new receive buffer */
  2927. rxb->skb =
  2928. alloc_skb(priv->hw_params.rx_buf_size,
  2929. __GFP_NOWARN | GFP_ATOMIC);
  2930. if (!rxb->skb) {
  2931. if (net_ratelimit())
  2932. printk(KERN_CRIT DRV_NAME
  2933. ": Can not allocate SKB buffers\n");
  2934. /* We don't reschedule replenish work here -- we will
  2935. * call the restock method and if it still needs
  2936. * more buffers it will schedule replenish */
  2937. break;
  2938. }
  2939. priv->alloc_rxb_skb++;
  2940. list_del(element);
  2941. /* Get physical address of RB/SKB */
  2942. rxb->dma_addr =
  2943. pci_map_single(priv->pci_dev, rxb->skb->data,
  2944. priv->hw_params.rx_buf_size, PCI_DMA_FROMDEVICE);
  2945. list_add_tail(&rxb->list, &rxq->rx_free);
  2946. rxq->free_count++;
  2947. }
  2948. spin_unlock_irqrestore(&rxq->lock, flags);
  2949. }
  2950. /*
  2951. * this should be called while priv->lock is locked
  2952. */
  2953. static void __iwl4965_rx_replenish(void *data)
  2954. {
  2955. struct iwl_priv *priv = data;
  2956. iwl4965_rx_allocate(priv);
  2957. iwl4965_rx_queue_restock(priv);
  2958. }
  2959. void iwl4965_rx_replenish(void *data)
  2960. {
  2961. struct iwl_priv *priv = data;
  2962. unsigned long flags;
  2963. iwl4965_rx_allocate(priv);
  2964. spin_lock_irqsave(&priv->lock, flags);
  2965. iwl4965_rx_queue_restock(priv);
  2966. spin_unlock_irqrestore(&priv->lock, flags);
  2967. }
  2968. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  2969. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  2970. * This free routine walks the list of POOL entries and if SKB is set to
  2971. * non NULL it is unmapped and freed
  2972. */
  2973. static void iwl4965_rx_queue_free(struct iwl_priv *priv, struct iwl4965_rx_queue *rxq)
  2974. {
  2975. int i;
  2976. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  2977. if (rxq->pool[i].skb != NULL) {
  2978. pci_unmap_single(priv->pci_dev,
  2979. rxq->pool[i].dma_addr,
  2980. priv->hw_params.rx_buf_size,
  2981. PCI_DMA_FROMDEVICE);
  2982. dev_kfree_skb(rxq->pool[i].skb);
  2983. }
  2984. }
  2985. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  2986. rxq->dma_addr);
  2987. rxq->bd = NULL;
  2988. }
  2989. int iwl4965_rx_queue_alloc(struct iwl_priv *priv)
  2990. {
  2991. struct iwl4965_rx_queue *rxq = &priv->rxq;
  2992. struct pci_dev *dev = priv->pci_dev;
  2993. int i;
  2994. spin_lock_init(&rxq->lock);
  2995. INIT_LIST_HEAD(&rxq->rx_free);
  2996. INIT_LIST_HEAD(&rxq->rx_used);
  2997. /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
  2998. rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
  2999. if (!rxq->bd)
  3000. return -ENOMEM;
  3001. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3002. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
  3003. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3004. /* Set us so that we have processed and used all buffers, but have
  3005. * not restocked the Rx queue with fresh buffers */
  3006. rxq->read = rxq->write = 0;
  3007. rxq->free_count = 0;
  3008. rxq->need_update = 0;
  3009. return 0;
  3010. }
  3011. void iwl4965_rx_queue_reset(struct iwl_priv *priv, struct iwl4965_rx_queue *rxq)
  3012. {
  3013. unsigned long flags;
  3014. int i;
  3015. spin_lock_irqsave(&rxq->lock, flags);
  3016. INIT_LIST_HEAD(&rxq->rx_free);
  3017. INIT_LIST_HEAD(&rxq->rx_used);
  3018. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3019. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  3020. /* In the reset function, these buffers may have been allocated
  3021. * to an SKB, so we need to unmap and free potential storage */
  3022. if (rxq->pool[i].skb != NULL) {
  3023. pci_unmap_single(priv->pci_dev,
  3024. rxq->pool[i].dma_addr,
  3025. priv->hw_params.rx_buf_size,
  3026. PCI_DMA_FROMDEVICE);
  3027. priv->alloc_rxb_skb--;
  3028. dev_kfree_skb(rxq->pool[i].skb);
  3029. rxq->pool[i].skb = NULL;
  3030. }
  3031. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3032. }
  3033. /* Set us so that we have processed and used all buffers, but have
  3034. * not restocked the Rx queue with fresh buffers */
  3035. rxq->read = rxq->write = 0;
  3036. rxq->free_count = 0;
  3037. spin_unlock_irqrestore(&rxq->lock, flags);
  3038. }
  3039. /* Convert linear signal-to-noise ratio into dB */
  3040. static u8 ratio2dB[100] = {
  3041. /* 0 1 2 3 4 5 6 7 8 9 */
  3042. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  3043. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  3044. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  3045. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  3046. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  3047. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  3048. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  3049. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  3050. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  3051. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  3052. };
  3053. /* Calculates a relative dB value from a ratio of linear
  3054. * (i.e. not dB) signal levels.
  3055. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  3056. int iwl4965_calc_db_from_ratio(int sig_ratio)
  3057. {
  3058. /* 1000:1 or higher just report as 60 dB */
  3059. if (sig_ratio >= 1000)
  3060. return 60;
  3061. /* 100:1 or higher, divide by 10 and use table,
  3062. * add 20 dB to make up for divide by 10 */
  3063. if (sig_ratio >= 100)
  3064. return (20 + (int)ratio2dB[sig_ratio/10]);
  3065. /* We shouldn't see this */
  3066. if (sig_ratio < 1)
  3067. return 0;
  3068. /* Use table for ratios 1:1 - 99:1 */
  3069. return (int)ratio2dB[sig_ratio];
  3070. }
  3071. #define PERFECT_RSSI (-20) /* dBm */
  3072. #define WORST_RSSI (-95) /* dBm */
  3073. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  3074. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  3075. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  3076. * about formulas used below. */
  3077. int iwl4965_calc_sig_qual(int rssi_dbm, int noise_dbm)
  3078. {
  3079. int sig_qual;
  3080. int degradation = PERFECT_RSSI - rssi_dbm;
  3081. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  3082. * as indicator; formula is (signal dbm - noise dbm).
  3083. * SNR at or above 40 is a great signal (100%).
  3084. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  3085. * Weakest usable signal is usually 10 - 15 dB SNR. */
  3086. if (noise_dbm) {
  3087. if (rssi_dbm - noise_dbm >= 40)
  3088. return 100;
  3089. else if (rssi_dbm < noise_dbm)
  3090. return 0;
  3091. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  3092. /* Else use just the signal level.
  3093. * This formula is a least squares fit of data points collected and
  3094. * compared with a reference system that had a percentage (%) display
  3095. * for signal quality. */
  3096. } else
  3097. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  3098. (15 * RSSI_RANGE + 62 * degradation)) /
  3099. (RSSI_RANGE * RSSI_RANGE);
  3100. if (sig_qual > 100)
  3101. sig_qual = 100;
  3102. else if (sig_qual < 1)
  3103. sig_qual = 0;
  3104. return sig_qual;
  3105. }
  3106. /**
  3107. * iwl4965_rx_handle - Main entry function for receiving responses from uCode
  3108. *
  3109. * Uses the priv->rx_handlers callback function array to invoke
  3110. * the appropriate handlers, including command responses,
  3111. * frame-received notifications, and other notifications.
  3112. */
  3113. static void iwl4965_rx_handle(struct iwl_priv *priv)
  3114. {
  3115. struct iwl4965_rx_mem_buffer *rxb;
  3116. struct iwl4965_rx_packet *pkt;
  3117. struct iwl4965_rx_queue *rxq = &priv->rxq;
  3118. u32 r, i;
  3119. int reclaim;
  3120. unsigned long flags;
  3121. u8 fill_rx = 0;
  3122. u32 count = 8;
  3123. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  3124. * buffer that the driver may process (last buffer filled by ucode). */
  3125. r = iwl4965_hw_get_rx_read(priv);
  3126. i = rxq->read;
  3127. /* Rx interrupt, but nothing sent from uCode */
  3128. if (i == r)
  3129. IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  3130. if (iwl4965_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  3131. fill_rx = 1;
  3132. while (i != r) {
  3133. rxb = rxq->queue[i];
  3134. /* If an RXB doesn't have a Rx queue slot associated with it,
  3135. * then a bug has been introduced in the queue refilling
  3136. * routines -- catch it here */
  3137. BUG_ON(rxb == NULL);
  3138. rxq->queue[i] = NULL;
  3139. pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr,
  3140. priv->hw_params.rx_buf_size,
  3141. PCI_DMA_FROMDEVICE);
  3142. pkt = (struct iwl4965_rx_packet *)rxb->skb->data;
  3143. /* Reclaim a command buffer only if this packet is a response
  3144. * to a (driver-originated) command.
  3145. * If the packet (e.g. Rx frame) originated from uCode,
  3146. * there is no command buffer to reclaim.
  3147. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  3148. * but apparently a few don't get set; catch them here. */
  3149. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  3150. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  3151. (pkt->hdr.cmd != REPLY_RX) &&
  3152. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  3153. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  3154. (pkt->hdr.cmd != REPLY_TX);
  3155. /* Based on type of command response or notification,
  3156. * handle those that need handling via function in
  3157. * rx_handlers table. See iwl4965_setup_rx_handlers() */
  3158. if (priv->rx_handlers[pkt->hdr.cmd]) {
  3159. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3160. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  3161. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  3162. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  3163. } else {
  3164. /* No handling needed */
  3165. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3166. "r %d i %d No handler needed for %s, 0x%02x\n",
  3167. r, i, get_cmd_string(pkt->hdr.cmd),
  3168. pkt->hdr.cmd);
  3169. }
  3170. if (reclaim) {
  3171. /* Invoke any callbacks, transfer the skb to caller, and
  3172. * fire off the (possibly) blocking iwl_send_cmd()
  3173. * as we reclaim the driver command queue */
  3174. if (rxb && rxb->skb)
  3175. iwl4965_tx_cmd_complete(priv, rxb);
  3176. else
  3177. IWL_WARNING("Claim null rxb?\n");
  3178. }
  3179. /* For now we just don't re-use anything. We can tweak this
  3180. * later to try and re-use notification packets and SKBs that
  3181. * fail to Rx correctly */
  3182. if (rxb->skb != NULL) {
  3183. priv->alloc_rxb_skb--;
  3184. dev_kfree_skb_any(rxb->skb);
  3185. rxb->skb = NULL;
  3186. }
  3187. pci_unmap_single(priv->pci_dev, rxb->dma_addr,
  3188. priv->hw_params.rx_buf_size,
  3189. PCI_DMA_FROMDEVICE);
  3190. spin_lock_irqsave(&rxq->lock, flags);
  3191. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  3192. spin_unlock_irqrestore(&rxq->lock, flags);
  3193. i = (i + 1) & RX_QUEUE_MASK;
  3194. /* If there are a lot of unused frames,
  3195. * restock the Rx queue so ucode wont assert. */
  3196. if (fill_rx) {
  3197. count++;
  3198. if (count >= 8) {
  3199. priv->rxq.read = i;
  3200. __iwl4965_rx_replenish(priv);
  3201. count = 0;
  3202. }
  3203. }
  3204. }
  3205. /* Backtrack one entry */
  3206. priv->rxq.read = i;
  3207. iwl4965_rx_queue_restock(priv);
  3208. }
  3209. /**
  3210. * iwl4965_tx_queue_update_write_ptr - Send new write index to hardware
  3211. */
  3212. static int iwl4965_tx_queue_update_write_ptr(struct iwl_priv *priv,
  3213. struct iwl4965_tx_queue *txq)
  3214. {
  3215. u32 reg = 0;
  3216. int rc = 0;
  3217. int txq_id = txq->q.id;
  3218. if (txq->need_update == 0)
  3219. return rc;
  3220. /* if we're trying to save power */
  3221. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  3222. /* wake up nic if it's powered down ...
  3223. * uCode will wake up, and interrupt us again, so next
  3224. * time we'll skip this part. */
  3225. reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
  3226. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  3227. IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg);
  3228. iwl_set_bit(priv, CSR_GP_CNTRL,
  3229. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  3230. return rc;
  3231. }
  3232. /* restore this queue's parameters in nic hardware. */
  3233. rc = iwl_grab_nic_access(priv);
  3234. if (rc)
  3235. return rc;
  3236. iwl_write_direct32(priv, HBUS_TARG_WRPTR,
  3237. txq->q.write_ptr | (txq_id << 8));
  3238. iwl_release_nic_access(priv);
  3239. /* else not in power-save mode, uCode will never sleep when we're
  3240. * trying to tx (during RFKILL, we're not trying to tx). */
  3241. } else
  3242. iwl_write32(priv, HBUS_TARG_WRPTR,
  3243. txq->q.write_ptr | (txq_id << 8));
  3244. txq->need_update = 0;
  3245. return rc;
  3246. }
  3247. #ifdef CONFIG_IWLWIFI_DEBUG
  3248. static void iwl4965_print_rx_config_cmd(struct iwl4965_rxon_cmd *rxon)
  3249. {
  3250. DECLARE_MAC_BUF(mac);
  3251. IWL_DEBUG_RADIO("RX CONFIG:\n");
  3252. iwl_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  3253. IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  3254. IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  3255. IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
  3256. le32_to_cpu(rxon->filter_flags));
  3257. IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
  3258. IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
  3259. rxon->ofdm_basic_rates);
  3260. IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  3261. IWL_DEBUG_RADIO("u8[6] node_addr: %s\n",
  3262. print_mac(mac, rxon->node_addr));
  3263. IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n",
  3264. print_mac(mac, rxon->bssid_addr));
  3265. IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  3266. }
  3267. #endif
  3268. static void iwl4965_enable_interrupts(struct iwl_priv *priv)
  3269. {
  3270. IWL_DEBUG_ISR("Enabling interrupts\n");
  3271. set_bit(STATUS_INT_ENABLED, &priv->status);
  3272. iwl_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
  3273. }
  3274. /* call this function to flush any scheduled tasklet */
  3275. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  3276. {
  3277. /* wait to make sure we flush pedding tasklet*/
  3278. synchronize_irq(priv->pci_dev->irq);
  3279. tasklet_kill(&priv->irq_tasklet);
  3280. }
  3281. static inline void iwl4965_disable_interrupts(struct iwl_priv *priv)
  3282. {
  3283. clear_bit(STATUS_INT_ENABLED, &priv->status);
  3284. /* disable interrupts from uCode/NIC to host */
  3285. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  3286. /* acknowledge/clear/reset any interrupts still pending
  3287. * from uCode or flow handler (Rx/Tx DMA) */
  3288. iwl_write32(priv, CSR_INT, 0xffffffff);
  3289. iwl_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
  3290. IWL_DEBUG_ISR("Disabled interrupts\n");
  3291. }
  3292. static const char *desc_lookup(int i)
  3293. {
  3294. switch (i) {
  3295. case 1:
  3296. return "FAIL";
  3297. case 2:
  3298. return "BAD_PARAM";
  3299. case 3:
  3300. return "BAD_CHECKSUM";
  3301. case 4:
  3302. return "NMI_INTERRUPT";
  3303. case 5:
  3304. return "SYSASSERT";
  3305. case 6:
  3306. return "FATAL_ERROR";
  3307. }
  3308. return "UNKNOWN";
  3309. }
  3310. #define ERROR_START_OFFSET (1 * sizeof(u32))
  3311. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  3312. static void iwl4965_dump_nic_error_log(struct iwl_priv *priv)
  3313. {
  3314. u32 data2, line;
  3315. u32 desc, time, count, base, data1;
  3316. u32 blink1, blink2, ilink1, ilink2;
  3317. int rc;
  3318. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  3319. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  3320. IWL_ERROR("Not valid error log pointer 0x%08X\n", base);
  3321. return;
  3322. }
  3323. rc = iwl_grab_nic_access(priv);
  3324. if (rc) {
  3325. IWL_WARNING("Can not read from adapter at this time.\n");
  3326. return;
  3327. }
  3328. count = iwl_read_targ_mem(priv, base);
  3329. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  3330. IWL_ERROR("Start IWL Error Log Dump:\n");
  3331. IWL_ERROR("Status: 0x%08lX, count: %d\n", priv->status, count);
  3332. }
  3333. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  3334. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  3335. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  3336. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  3337. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  3338. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  3339. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  3340. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  3341. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  3342. IWL_ERROR("Desc Time "
  3343. "data1 data2 line\n");
  3344. IWL_ERROR("%-13s (#%d) %010u 0x%08X 0x%08X %u\n",
  3345. desc_lookup(desc), desc, time, data1, data2, line);
  3346. IWL_ERROR("blink1 blink2 ilink1 ilink2\n");
  3347. IWL_ERROR("0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  3348. ilink1, ilink2);
  3349. iwl_release_nic_access(priv);
  3350. }
  3351. #define EVENT_START_OFFSET (4 * sizeof(u32))
  3352. /**
  3353. * iwl4965_print_event_log - Dump error event log to syslog
  3354. *
  3355. * NOTE: Must be called with iwl_grab_nic_access() already obtained!
  3356. */
  3357. static void iwl4965_print_event_log(struct iwl_priv *priv, u32 start_idx,
  3358. u32 num_events, u32 mode)
  3359. {
  3360. u32 i;
  3361. u32 base; /* SRAM byte address of event log header */
  3362. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  3363. u32 ptr; /* SRAM byte address of log data */
  3364. u32 ev, time, data; /* event log data */
  3365. if (num_events == 0)
  3366. return;
  3367. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  3368. if (mode == 0)
  3369. event_size = 2 * sizeof(u32);
  3370. else
  3371. event_size = 3 * sizeof(u32);
  3372. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  3373. /* "time" is actually "data" for mode 0 (no timestamp).
  3374. * place event id # at far right for easier visual parsing. */
  3375. for (i = 0; i < num_events; i++) {
  3376. ev = iwl_read_targ_mem(priv, ptr);
  3377. ptr += sizeof(u32);
  3378. time = iwl_read_targ_mem(priv, ptr);
  3379. ptr += sizeof(u32);
  3380. if (mode == 0)
  3381. IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */
  3382. else {
  3383. data = iwl_read_targ_mem(priv, ptr);
  3384. ptr += sizeof(u32);
  3385. IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev);
  3386. }
  3387. }
  3388. }
  3389. static void iwl4965_dump_nic_event_log(struct iwl_priv *priv)
  3390. {
  3391. int rc;
  3392. u32 base; /* SRAM byte address of event log header */
  3393. u32 capacity; /* event log capacity in # entries */
  3394. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  3395. u32 num_wraps; /* # times uCode wrapped to top of log */
  3396. u32 next_entry; /* index of next entry to be written by uCode */
  3397. u32 size; /* # entries that we'll print */
  3398. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  3399. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  3400. IWL_ERROR("Invalid event log pointer 0x%08X\n", base);
  3401. return;
  3402. }
  3403. rc = iwl_grab_nic_access(priv);
  3404. if (rc) {
  3405. IWL_WARNING("Can not read from adapter at this time.\n");
  3406. return;
  3407. }
  3408. /* event log header */
  3409. capacity = iwl_read_targ_mem(priv, base);
  3410. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  3411. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  3412. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  3413. size = num_wraps ? capacity : next_entry;
  3414. /* bail out if nothing in log */
  3415. if (size == 0) {
  3416. IWL_ERROR("Start IWL Event Log Dump: nothing in log\n");
  3417. iwl_release_nic_access(priv);
  3418. return;
  3419. }
  3420. IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n",
  3421. size, num_wraps);
  3422. /* if uCode has wrapped back to top of log, start at the oldest entry,
  3423. * i.e the next one that uCode would fill. */
  3424. if (num_wraps)
  3425. iwl4965_print_event_log(priv, next_entry,
  3426. capacity - next_entry, mode);
  3427. /* (then/else) start at top of log */
  3428. iwl4965_print_event_log(priv, 0, next_entry, mode);
  3429. iwl_release_nic_access(priv);
  3430. }
  3431. /**
  3432. * iwl4965_irq_handle_error - called for HW or SW error interrupt from card
  3433. */
  3434. static void iwl4965_irq_handle_error(struct iwl_priv *priv)
  3435. {
  3436. /* Set the FW error flag -- cleared on iwl4965_down */
  3437. set_bit(STATUS_FW_ERROR, &priv->status);
  3438. /* Cancel currently queued command. */
  3439. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  3440. #ifdef CONFIG_IWLWIFI_DEBUG
  3441. if (iwl_debug_level & IWL_DL_FW_ERRORS) {
  3442. iwl4965_dump_nic_error_log(priv);
  3443. iwl4965_dump_nic_event_log(priv);
  3444. iwl4965_print_rx_config_cmd(&priv->staging_rxon);
  3445. }
  3446. #endif
  3447. wake_up_interruptible(&priv->wait_command_queue);
  3448. /* Keep the restart process from trying to send host
  3449. * commands by clearing the INIT status bit */
  3450. clear_bit(STATUS_READY, &priv->status);
  3451. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  3452. IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS,
  3453. "Restarting adapter due to uCode error.\n");
  3454. if (iwl_is_associated(priv)) {
  3455. memcpy(&priv->recovery_rxon, &priv->active_rxon,
  3456. sizeof(priv->recovery_rxon));
  3457. priv->error_recovering = 1;
  3458. }
  3459. queue_work(priv->workqueue, &priv->restart);
  3460. }
  3461. }
  3462. static void iwl4965_error_recovery(struct iwl_priv *priv)
  3463. {
  3464. unsigned long flags;
  3465. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  3466. sizeof(priv->staging_rxon));
  3467. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  3468. iwl4965_commit_rxon(priv);
  3469. iwl4965_rxon_add_station(priv, priv->bssid, 1);
  3470. spin_lock_irqsave(&priv->lock, flags);
  3471. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  3472. priv->error_recovering = 0;
  3473. spin_unlock_irqrestore(&priv->lock, flags);
  3474. }
  3475. static void iwl4965_irq_tasklet(struct iwl_priv *priv)
  3476. {
  3477. u32 inta, handled = 0;
  3478. u32 inta_fh;
  3479. unsigned long flags;
  3480. #ifdef CONFIG_IWLWIFI_DEBUG
  3481. u32 inta_mask;
  3482. #endif
  3483. spin_lock_irqsave(&priv->lock, flags);
  3484. /* Ack/clear/reset pending uCode interrupts.
  3485. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  3486. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  3487. inta = iwl_read32(priv, CSR_INT);
  3488. iwl_write32(priv, CSR_INT, inta);
  3489. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  3490. * Any new interrupts that happen after this, either while we're
  3491. * in this tasklet, or later, will show up in next ISR/tasklet. */
  3492. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  3493. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  3494. #ifdef CONFIG_IWLWIFI_DEBUG
  3495. if (iwl_debug_level & IWL_DL_ISR) {
  3496. /* just for debug */
  3497. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  3498. IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  3499. inta, inta_mask, inta_fh);
  3500. }
  3501. #endif
  3502. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  3503. * atomic, make sure that inta covers all the interrupts that
  3504. * we've discovered, even if FH interrupt came in just after
  3505. * reading CSR_INT. */
  3506. if (inta_fh & CSR49_FH_INT_RX_MASK)
  3507. inta |= CSR_INT_BIT_FH_RX;
  3508. if (inta_fh & CSR49_FH_INT_TX_MASK)
  3509. inta |= CSR_INT_BIT_FH_TX;
  3510. /* Now service all interrupt bits discovered above. */
  3511. if (inta & CSR_INT_BIT_HW_ERR) {
  3512. IWL_ERROR("Microcode HW error detected. Restarting.\n");
  3513. /* Tell the device to stop sending interrupts */
  3514. iwl4965_disable_interrupts(priv);
  3515. iwl4965_irq_handle_error(priv);
  3516. handled |= CSR_INT_BIT_HW_ERR;
  3517. spin_unlock_irqrestore(&priv->lock, flags);
  3518. return;
  3519. }
  3520. #ifdef CONFIG_IWLWIFI_DEBUG
  3521. if (iwl_debug_level & (IWL_DL_ISR)) {
  3522. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  3523. if (inta & CSR_INT_BIT_SCD)
  3524. IWL_DEBUG_ISR("Scheduler finished to transmit "
  3525. "the frame/frames.\n");
  3526. /* Alive notification via Rx interrupt will do the real work */
  3527. if (inta & CSR_INT_BIT_ALIVE)
  3528. IWL_DEBUG_ISR("Alive interrupt\n");
  3529. }
  3530. #endif
  3531. /* Safely ignore these bits for debug checks below */
  3532. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  3533. /* HW RF KILL switch toggled */
  3534. if (inta & CSR_INT_BIT_RF_KILL) {
  3535. int hw_rf_kill = 0;
  3536. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  3537. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  3538. hw_rf_kill = 1;
  3539. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR,
  3540. "RF_KILL bit toggled to %s.\n",
  3541. hw_rf_kill ? "disable radio":"enable radio");
  3542. /* Queue restart only if RF_KILL switch was set to "kill"
  3543. * when we loaded driver, and is now set to "enable".
  3544. * After we're Alive, RF_KILL gets handled by
  3545. * iwl4965_rx_card_state_notif() */
  3546. if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status)) {
  3547. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3548. queue_work(priv->workqueue, &priv->restart);
  3549. }
  3550. handled |= CSR_INT_BIT_RF_KILL;
  3551. }
  3552. /* Chip got too hot and stopped itself */
  3553. if (inta & CSR_INT_BIT_CT_KILL) {
  3554. IWL_ERROR("Microcode CT kill error detected.\n");
  3555. handled |= CSR_INT_BIT_CT_KILL;
  3556. }
  3557. /* Error detected by uCode */
  3558. if (inta & CSR_INT_BIT_SW_ERR) {
  3559. IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
  3560. inta);
  3561. iwl4965_irq_handle_error(priv);
  3562. handled |= CSR_INT_BIT_SW_ERR;
  3563. }
  3564. /* uCode wakes up after power-down sleep */
  3565. if (inta & CSR_INT_BIT_WAKEUP) {
  3566. IWL_DEBUG_ISR("Wakeup interrupt\n");
  3567. iwl4965_rx_queue_update_write_ptr(priv, &priv->rxq);
  3568. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[0]);
  3569. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[1]);
  3570. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[2]);
  3571. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[3]);
  3572. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[4]);
  3573. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[5]);
  3574. handled |= CSR_INT_BIT_WAKEUP;
  3575. }
  3576. /* All uCode command responses, including Tx command responses,
  3577. * Rx "responses" (frame-received notification), and other
  3578. * notifications from uCode come through here*/
  3579. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  3580. iwl4965_rx_handle(priv);
  3581. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  3582. }
  3583. if (inta & CSR_INT_BIT_FH_TX) {
  3584. IWL_DEBUG_ISR("Tx interrupt\n");
  3585. handled |= CSR_INT_BIT_FH_TX;
  3586. }
  3587. if (inta & ~handled)
  3588. IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  3589. if (inta & ~CSR_INI_SET_MASK) {
  3590. IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
  3591. inta & ~CSR_INI_SET_MASK);
  3592. IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
  3593. }
  3594. /* Re-enable all interrupts */
  3595. /* only Re-enable if diabled by irq */
  3596. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  3597. iwl4965_enable_interrupts(priv);
  3598. #ifdef CONFIG_IWLWIFI_DEBUG
  3599. if (iwl_debug_level & (IWL_DL_ISR)) {
  3600. inta = iwl_read32(priv, CSR_INT);
  3601. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  3602. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  3603. IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  3604. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  3605. }
  3606. #endif
  3607. spin_unlock_irqrestore(&priv->lock, flags);
  3608. }
  3609. static irqreturn_t iwl4965_isr(int irq, void *data)
  3610. {
  3611. struct iwl_priv *priv = data;
  3612. u32 inta, inta_mask;
  3613. u32 inta_fh;
  3614. if (!priv)
  3615. return IRQ_NONE;
  3616. spin_lock(&priv->lock);
  3617. /* Disable (but don't clear!) interrupts here to avoid
  3618. * back-to-back ISRs and sporadic interrupts from our NIC.
  3619. * If we have something to service, the tasklet will re-enable ints.
  3620. * If we *don't* have something, we'll re-enable before leaving here. */
  3621. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  3622. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  3623. /* Discover which interrupts are active/pending */
  3624. inta = iwl_read32(priv, CSR_INT);
  3625. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  3626. /* Ignore interrupt if there's nothing in NIC to service.
  3627. * This may be due to IRQ shared with another device,
  3628. * or due to sporadic interrupts thrown from our NIC. */
  3629. if (!inta && !inta_fh) {
  3630. IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
  3631. goto none;
  3632. }
  3633. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  3634. /* Hardware disappeared. It might have already raised
  3635. * an interrupt */
  3636. IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
  3637. goto unplugged;
  3638. }
  3639. IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  3640. inta, inta_mask, inta_fh);
  3641. inta &= ~CSR_INT_BIT_SCD;
  3642. /* iwl4965_irq_tasklet() will service interrupts and re-enable them */
  3643. if (likely(inta || inta_fh))
  3644. tasklet_schedule(&priv->irq_tasklet);
  3645. unplugged:
  3646. spin_unlock(&priv->lock);
  3647. return IRQ_HANDLED;
  3648. none:
  3649. /* re-enable interrupts here since we don't have anything to service. */
  3650. /* only Re-enable if diabled by irq */
  3651. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  3652. iwl4965_enable_interrupts(priv);
  3653. spin_unlock(&priv->lock);
  3654. return IRQ_NONE;
  3655. }
  3656. /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
  3657. * sending probe req. This should be set long enough to hear probe responses
  3658. * from more than one AP. */
  3659. #define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */
  3660. #define IWL_ACTIVE_DWELL_TIME_52 (10)
  3661. /* For faster active scanning, scan will move to the next channel if fewer than
  3662. * PLCP_QUIET_THRESH packets are heard on this channel within
  3663. * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell
  3664. * time if it's a quiet channel (nothing responded to our probe, and there's
  3665. * no other traffic).
  3666. * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */
  3667. #define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */
  3668. #define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */
  3669. /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
  3670. * Must be set longer than active dwell time.
  3671. * For the most reliable scan, set > AP beacon interval (typically 100msec). */
  3672. #define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
  3673. #define IWL_PASSIVE_DWELL_TIME_52 (10)
  3674. #define IWL_PASSIVE_DWELL_BASE (100)
  3675. #define IWL_CHANNEL_TUNE_TIME 5
  3676. static inline u16 iwl4965_get_active_dwell_time(struct iwl_priv *priv,
  3677. enum ieee80211_band band)
  3678. {
  3679. if (band == IEEE80211_BAND_5GHZ)
  3680. return IWL_ACTIVE_DWELL_TIME_52;
  3681. else
  3682. return IWL_ACTIVE_DWELL_TIME_24;
  3683. }
  3684. static u16 iwl4965_get_passive_dwell_time(struct iwl_priv *priv,
  3685. enum ieee80211_band band)
  3686. {
  3687. u16 active = iwl4965_get_active_dwell_time(priv, band);
  3688. u16 passive = (band != IEEE80211_BAND_5GHZ) ?
  3689. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 :
  3690. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52;
  3691. if (iwl_is_associated(priv)) {
  3692. /* If we're associated, we clamp the maximum passive
  3693. * dwell time to be 98% of the beacon interval (minus
  3694. * 2 * channel tune time) */
  3695. passive = priv->beacon_int;
  3696. if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive)
  3697. passive = IWL_PASSIVE_DWELL_BASE;
  3698. passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2;
  3699. }
  3700. if (passive <= active)
  3701. passive = active + 1;
  3702. return passive;
  3703. }
  3704. static int iwl4965_get_channels_for_scan(struct iwl_priv *priv,
  3705. enum ieee80211_band band,
  3706. u8 is_active, u8 direct_mask,
  3707. struct iwl4965_scan_channel *scan_ch)
  3708. {
  3709. const struct ieee80211_channel *channels = NULL;
  3710. const struct ieee80211_supported_band *sband;
  3711. const struct iwl_channel_info *ch_info;
  3712. u16 passive_dwell = 0;
  3713. u16 active_dwell = 0;
  3714. int added, i;
  3715. sband = iwl_get_hw_mode(priv, band);
  3716. if (!sband)
  3717. return 0;
  3718. channels = sband->channels;
  3719. active_dwell = iwl4965_get_active_dwell_time(priv, band);
  3720. passive_dwell = iwl4965_get_passive_dwell_time(priv, band);
  3721. for (i = 0, added = 0; i < sband->n_channels; i++) {
  3722. if (channels[i].flags & IEEE80211_CHAN_DISABLED)
  3723. continue;
  3724. scan_ch->channel = ieee80211_frequency_to_channel(channels[i].center_freq);
  3725. ch_info = iwl_get_channel_info(priv, band,
  3726. scan_ch->channel);
  3727. if (!is_channel_valid(ch_info)) {
  3728. IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n",
  3729. scan_ch->channel);
  3730. continue;
  3731. }
  3732. if (!is_active || is_channel_passive(ch_info) ||
  3733. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN))
  3734. scan_ch->type = 0; /* passive */
  3735. else
  3736. scan_ch->type = 1; /* active */
  3737. if (scan_ch->type & 1)
  3738. scan_ch->type |= (direct_mask << 1);
  3739. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  3740. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  3741. /* Set txpower levels to defaults */
  3742. scan_ch->tpc.dsp_atten = 110;
  3743. /* scan_pwr_info->tpc.dsp_atten; */
  3744. /*scan_pwr_info->tpc.tx_gain; */
  3745. if (band == IEEE80211_BAND_5GHZ)
  3746. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  3747. else {
  3748. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  3749. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  3750. * power level:
  3751. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  3752. */
  3753. }
  3754. IWL_DEBUG_SCAN("Scanning %d [%s %d]\n",
  3755. scan_ch->channel,
  3756. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  3757. (scan_ch->type & 1) ?
  3758. active_dwell : passive_dwell);
  3759. scan_ch++;
  3760. added++;
  3761. }
  3762. IWL_DEBUG_SCAN("total channels to scan %d \n", added);
  3763. return added;
  3764. }
  3765. /******************************************************************************
  3766. *
  3767. * uCode download functions
  3768. *
  3769. ******************************************************************************/
  3770. static void iwl4965_dealloc_ucode_pci(struct iwl_priv *priv)
  3771. {
  3772. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  3773. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  3774. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  3775. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  3776. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  3777. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  3778. }
  3779. static void iwl4965_nic_start(struct iwl_priv *priv)
  3780. {
  3781. /* Remove all resets to allow NIC to operate */
  3782. iwl_write32(priv, CSR_RESET, 0);
  3783. }
  3784. /**
  3785. * iwl4965_read_ucode - Read uCode images from disk file.
  3786. *
  3787. * Copy into buffers for card to fetch via bus-mastering
  3788. */
  3789. static int iwl4965_read_ucode(struct iwl_priv *priv)
  3790. {
  3791. struct iwl4965_ucode *ucode;
  3792. int ret;
  3793. const struct firmware *ucode_raw;
  3794. const char *name = priv->cfg->fw_name;
  3795. u8 *src;
  3796. size_t len;
  3797. u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
  3798. /* Ask kernel firmware_class module to get the boot firmware off disk.
  3799. * request_firmware() is synchronous, file is in memory on return. */
  3800. ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
  3801. if (ret < 0) {
  3802. IWL_ERROR("%s firmware file req failed: Reason %d\n",
  3803. name, ret);
  3804. goto error;
  3805. }
  3806. IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
  3807. name, ucode_raw->size);
  3808. /* Make sure that we got at least our header! */
  3809. if (ucode_raw->size < sizeof(*ucode)) {
  3810. IWL_ERROR("File size way too small!\n");
  3811. ret = -EINVAL;
  3812. goto err_release;
  3813. }
  3814. /* Data from ucode file: header followed by uCode images */
  3815. ucode = (void *)ucode_raw->data;
  3816. ver = le32_to_cpu(ucode->ver);
  3817. inst_size = le32_to_cpu(ucode->inst_size);
  3818. data_size = le32_to_cpu(ucode->data_size);
  3819. init_size = le32_to_cpu(ucode->init_size);
  3820. init_data_size = le32_to_cpu(ucode->init_data_size);
  3821. boot_size = le32_to_cpu(ucode->boot_size);
  3822. IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
  3823. IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n",
  3824. inst_size);
  3825. IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n",
  3826. data_size);
  3827. IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n",
  3828. init_size);
  3829. IWL_DEBUG_INFO("f/w package hdr init data size = %u\n",
  3830. init_data_size);
  3831. IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n",
  3832. boot_size);
  3833. /* Verify size of file vs. image size info in file's header */
  3834. if (ucode_raw->size < sizeof(*ucode) +
  3835. inst_size + data_size + init_size +
  3836. init_data_size + boot_size) {
  3837. IWL_DEBUG_INFO("uCode file size %d too small\n",
  3838. (int)ucode_raw->size);
  3839. ret = -EINVAL;
  3840. goto err_release;
  3841. }
  3842. /* Verify that uCode images will fit in card's SRAM */
  3843. if (inst_size > priv->hw_params.max_inst_size) {
  3844. IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
  3845. inst_size);
  3846. ret = -EINVAL;
  3847. goto err_release;
  3848. }
  3849. if (data_size > priv->hw_params.max_data_size) {
  3850. IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
  3851. data_size);
  3852. ret = -EINVAL;
  3853. goto err_release;
  3854. }
  3855. if (init_size > priv->hw_params.max_inst_size) {
  3856. IWL_DEBUG_INFO
  3857. ("uCode init instr len %d too large to fit in\n",
  3858. init_size);
  3859. ret = -EINVAL;
  3860. goto err_release;
  3861. }
  3862. if (init_data_size > priv->hw_params.max_data_size) {
  3863. IWL_DEBUG_INFO
  3864. ("uCode init data len %d too large to fit in\n",
  3865. init_data_size);
  3866. ret = -EINVAL;
  3867. goto err_release;
  3868. }
  3869. if (boot_size > priv->hw_params.max_bsm_size) {
  3870. IWL_DEBUG_INFO
  3871. ("uCode boot instr len %d too large to fit in\n",
  3872. boot_size);
  3873. ret = -EINVAL;
  3874. goto err_release;
  3875. }
  3876. /* Allocate ucode buffers for card's bus-master loading ... */
  3877. /* Runtime instructions and 2 copies of data:
  3878. * 1) unmodified from disk
  3879. * 2) backup cache for save/restore during power-downs */
  3880. priv->ucode_code.len = inst_size;
  3881. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  3882. priv->ucode_data.len = data_size;
  3883. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  3884. priv->ucode_data_backup.len = data_size;
  3885. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  3886. /* Initialization instructions and data */
  3887. if (init_size && init_data_size) {
  3888. priv->ucode_init.len = init_size;
  3889. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  3890. priv->ucode_init_data.len = init_data_size;
  3891. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  3892. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  3893. goto err_pci_alloc;
  3894. }
  3895. /* Bootstrap (instructions only, no data) */
  3896. if (boot_size) {
  3897. priv->ucode_boot.len = boot_size;
  3898. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  3899. if (!priv->ucode_boot.v_addr)
  3900. goto err_pci_alloc;
  3901. }
  3902. /* Copy images into buffers for card's bus-master reads ... */
  3903. /* Runtime instructions (first block of data in file) */
  3904. src = &ucode->data[0];
  3905. len = priv->ucode_code.len;
  3906. IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
  3907. memcpy(priv->ucode_code.v_addr, src, len);
  3908. IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  3909. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  3910. /* Runtime data (2nd block)
  3911. * NOTE: Copy into backup buffer will be done in iwl4965_up() */
  3912. src = &ucode->data[inst_size];
  3913. len = priv->ucode_data.len;
  3914. IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
  3915. memcpy(priv->ucode_data.v_addr, src, len);
  3916. memcpy(priv->ucode_data_backup.v_addr, src, len);
  3917. /* Initialization instructions (3rd block) */
  3918. if (init_size) {
  3919. src = &ucode->data[inst_size + data_size];
  3920. len = priv->ucode_init.len;
  3921. IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
  3922. len);
  3923. memcpy(priv->ucode_init.v_addr, src, len);
  3924. }
  3925. /* Initialization data (4th block) */
  3926. if (init_data_size) {
  3927. src = &ucode->data[inst_size + data_size + init_size];
  3928. len = priv->ucode_init_data.len;
  3929. IWL_DEBUG_INFO("Copying (but not loading) init data len %Zd\n",
  3930. len);
  3931. memcpy(priv->ucode_init_data.v_addr, src, len);
  3932. }
  3933. /* Bootstrap instructions (5th block) */
  3934. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  3935. len = priv->ucode_boot.len;
  3936. IWL_DEBUG_INFO("Copying (but not loading) boot instr len %Zd\n", len);
  3937. memcpy(priv->ucode_boot.v_addr, src, len);
  3938. /* We have our copies now, allow OS release its copies */
  3939. release_firmware(ucode_raw);
  3940. return 0;
  3941. err_pci_alloc:
  3942. IWL_ERROR("failed to allocate pci memory\n");
  3943. ret = -ENOMEM;
  3944. iwl4965_dealloc_ucode_pci(priv);
  3945. err_release:
  3946. release_firmware(ucode_raw);
  3947. error:
  3948. return ret;
  3949. }
  3950. /**
  3951. * iwl4965_set_ucode_ptrs - Set uCode address location
  3952. *
  3953. * Tell initialization uCode where to find runtime uCode.
  3954. *
  3955. * BSM registers initially contain pointers to initialization uCode.
  3956. * We need to replace them to load runtime uCode inst and data,
  3957. * and to save runtime data when powering down.
  3958. */
  3959. static int iwl4965_set_ucode_ptrs(struct iwl_priv *priv)
  3960. {
  3961. dma_addr_t pinst;
  3962. dma_addr_t pdata;
  3963. int rc = 0;
  3964. unsigned long flags;
  3965. /* bits 35:4 for 4965 */
  3966. pinst = priv->ucode_code.p_addr >> 4;
  3967. pdata = priv->ucode_data_backup.p_addr >> 4;
  3968. spin_lock_irqsave(&priv->lock, flags);
  3969. rc = iwl_grab_nic_access(priv);
  3970. if (rc) {
  3971. spin_unlock_irqrestore(&priv->lock, flags);
  3972. return rc;
  3973. }
  3974. /* Tell bootstrap uCode where to find image to load */
  3975. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  3976. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  3977. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  3978. priv->ucode_data.len);
  3979. /* Inst bytecount must be last to set up, bit 31 signals uCode
  3980. * that all new ptr/size info is in place */
  3981. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  3982. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  3983. iwl_release_nic_access(priv);
  3984. spin_unlock_irqrestore(&priv->lock, flags);
  3985. IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");
  3986. return rc;
  3987. }
  3988. /**
  3989. * iwl4965_init_alive_start - Called after REPLY_ALIVE notification received
  3990. *
  3991. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  3992. *
  3993. * The 4965 "initialize" ALIVE reply contains calibration data for:
  3994. * Voltage, temperature, and MIMO tx gain correction, now stored in priv
  3995. * (3945 does not contain this data).
  3996. *
  3997. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  3998. */
  3999. static void iwl4965_init_alive_start(struct iwl_priv *priv)
  4000. {
  4001. /* Check alive response for "valid" sign from uCode */
  4002. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  4003. /* We had an error bringing up the hardware, so take it
  4004. * all the way back down so we can try again */
  4005. IWL_DEBUG_INFO("Initialize Alive failed.\n");
  4006. goto restart;
  4007. }
  4008. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  4009. * This is a paranoid check, because we would not have gotten the
  4010. * "initialize" alive if code weren't properly loaded. */
  4011. if (iwl_verify_ucode(priv)) {
  4012. /* Runtime instruction load was bad;
  4013. * take it all the way back down so we can try again */
  4014. IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
  4015. goto restart;
  4016. }
  4017. /* Calculate temperature */
  4018. priv->temperature = iwl4965_get_temperature(priv);
  4019. /* Send pointers to protocol/runtime uCode image ... init code will
  4020. * load and launch runtime uCode, which will send us another "Alive"
  4021. * notification. */
  4022. IWL_DEBUG_INFO("Initialization Alive received.\n");
  4023. if (iwl4965_set_ucode_ptrs(priv)) {
  4024. /* Runtime instruction load won't happen;
  4025. * take it all the way back down so we can try again */
  4026. IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
  4027. goto restart;
  4028. }
  4029. return;
  4030. restart:
  4031. queue_work(priv->workqueue, &priv->restart);
  4032. }
  4033. /**
  4034. * iwl4965_alive_start - called after REPLY_ALIVE notification received
  4035. * from protocol/runtime uCode (initialization uCode's
  4036. * Alive gets handled by iwl4965_init_alive_start()).
  4037. */
  4038. static void iwl4965_alive_start(struct iwl_priv *priv)
  4039. {
  4040. int ret = 0;
  4041. IWL_DEBUG_INFO("Runtime Alive received.\n");
  4042. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  4043. /* We had an error bringing up the hardware, so take it
  4044. * all the way back down so we can try again */
  4045. IWL_DEBUG_INFO("Alive failed.\n");
  4046. goto restart;
  4047. }
  4048. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  4049. * This is a paranoid check, because we would not have gotten the
  4050. * "runtime" alive if code weren't properly loaded. */
  4051. if (iwl_verify_ucode(priv)) {
  4052. /* Runtime instruction load was bad;
  4053. * take it all the way back down so we can try again */
  4054. IWL_DEBUG_INFO("Bad runtime uCode load.\n");
  4055. goto restart;
  4056. }
  4057. iwlcore_clear_stations_table(priv);
  4058. ret = priv->cfg->ops->lib->alive_notify(priv);
  4059. if (ret) {
  4060. IWL_WARNING("Could not complete ALIVE transition [ntf]: %d\n",
  4061. ret);
  4062. goto restart;
  4063. }
  4064. /* After the ALIVE response, we can send host commands to 4965 uCode */
  4065. set_bit(STATUS_ALIVE, &priv->status);
  4066. /* Clear out the uCode error bit if it is set */
  4067. clear_bit(STATUS_FW_ERROR, &priv->status);
  4068. if (iwl_is_rfkill(priv))
  4069. return;
  4070. ieee80211_start_queues(priv->hw);
  4071. priv->active_rate = priv->rates_mask;
  4072. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  4073. if (iwl_is_associated(priv)) {
  4074. struct iwl4965_rxon_cmd *active_rxon =
  4075. (struct iwl4965_rxon_cmd *)(&priv->active_rxon);
  4076. memcpy(&priv->staging_rxon, &priv->active_rxon,
  4077. sizeof(priv->staging_rxon));
  4078. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  4079. } else {
  4080. /* Initialize our rx_config data */
  4081. iwl4965_connection_init_rx_config(priv);
  4082. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  4083. }
  4084. /* Configure Bluetooth device coexistence support */
  4085. iwl4965_send_bt_config(priv);
  4086. /* Configure the adapter for unassociated operation */
  4087. iwl4965_commit_rxon(priv);
  4088. /* At this point, the NIC is initialized and operational */
  4089. priv->notif_missed_beacons = 0;
  4090. iwl4965_rf_kill_ct_config(priv);
  4091. iwl_leds_register(priv);
  4092. IWL_DEBUG_INFO("ALIVE processing complete.\n");
  4093. set_bit(STATUS_READY, &priv->status);
  4094. wake_up_interruptible(&priv->wait_command_queue);
  4095. if (priv->error_recovering)
  4096. iwl4965_error_recovery(priv);
  4097. iwlcore_low_level_notify(priv, IWLCORE_START_EVT);
  4098. ieee80211_notify_mac(priv->hw, IEEE80211_NOTIFY_RE_ASSOC);
  4099. return;
  4100. restart:
  4101. queue_work(priv->workqueue, &priv->restart);
  4102. }
  4103. static void iwl4965_cancel_deferred_work(struct iwl_priv *priv);
  4104. static void __iwl4965_down(struct iwl_priv *priv)
  4105. {
  4106. unsigned long flags;
  4107. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  4108. struct ieee80211_conf *conf = NULL;
  4109. IWL_DEBUG_INFO(DRV_NAME " is going down\n");
  4110. conf = ieee80211_get_hw_conf(priv->hw);
  4111. if (!exit_pending)
  4112. set_bit(STATUS_EXIT_PENDING, &priv->status);
  4113. iwl_leds_unregister(priv);
  4114. iwlcore_low_level_notify(priv, IWLCORE_STOP_EVT);
  4115. iwlcore_clear_stations_table(priv);
  4116. /* Unblock any waiting calls */
  4117. wake_up_interruptible_all(&priv->wait_command_queue);
  4118. /* Wipe out the EXIT_PENDING status bit if we are not actually
  4119. * exiting the module */
  4120. if (!exit_pending)
  4121. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  4122. /* stop and reset the on-board processor */
  4123. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  4124. /* tell the device to stop sending interrupts */
  4125. spin_lock_irqsave(&priv->lock, flags);
  4126. iwl4965_disable_interrupts(priv);
  4127. spin_unlock_irqrestore(&priv->lock, flags);
  4128. iwl_synchronize_irq(priv);
  4129. if (priv->mac80211_registered)
  4130. ieee80211_stop_queues(priv->hw);
  4131. /* If we have not previously called iwl4965_init() then
  4132. * clear all bits but the RF Kill and SUSPEND bits and return */
  4133. if (!iwl_is_init(priv)) {
  4134. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  4135. STATUS_RF_KILL_HW |
  4136. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  4137. STATUS_RF_KILL_SW |
  4138. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  4139. STATUS_GEO_CONFIGURED |
  4140. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  4141. STATUS_IN_SUSPEND;
  4142. goto exit;
  4143. }
  4144. /* ...otherwise clear out all the status bits but the RF Kill and
  4145. * SUSPEND bits and continue taking the NIC down. */
  4146. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  4147. STATUS_RF_KILL_HW |
  4148. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  4149. STATUS_RF_KILL_SW |
  4150. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  4151. STATUS_GEO_CONFIGURED |
  4152. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  4153. STATUS_IN_SUSPEND |
  4154. test_bit(STATUS_FW_ERROR, &priv->status) <<
  4155. STATUS_FW_ERROR;
  4156. spin_lock_irqsave(&priv->lock, flags);
  4157. iwl_clear_bit(priv, CSR_GP_CNTRL,
  4158. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  4159. spin_unlock_irqrestore(&priv->lock, flags);
  4160. iwl4965_hw_txq_ctx_stop(priv);
  4161. iwl4965_hw_rxq_stop(priv);
  4162. spin_lock_irqsave(&priv->lock, flags);
  4163. if (!iwl_grab_nic_access(priv)) {
  4164. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  4165. APMG_CLK_VAL_DMA_CLK_RQT);
  4166. iwl_release_nic_access(priv);
  4167. }
  4168. spin_unlock_irqrestore(&priv->lock, flags);
  4169. udelay(5);
  4170. iwl4965_hw_nic_stop_master(priv);
  4171. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  4172. iwl4965_hw_nic_reset(priv);
  4173. priv->cfg->ops->lib->free_shared_mem(priv);
  4174. exit:
  4175. memset(&priv->card_alive, 0, sizeof(struct iwl4965_alive_resp));
  4176. if (priv->ibss_beacon)
  4177. dev_kfree_skb(priv->ibss_beacon);
  4178. priv->ibss_beacon = NULL;
  4179. /* clear out any free frames */
  4180. iwl4965_clear_free_frames(priv);
  4181. }
  4182. static void iwl4965_down(struct iwl_priv *priv)
  4183. {
  4184. mutex_lock(&priv->mutex);
  4185. __iwl4965_down(priv);
  4186. mutex_unlock(&priv->mutex);
  4187. iwl4965_cancel_deferred_work(priv);
  4188. }
  4189. #define MAX_HW_RESTARTS 5
  4190. static int __iwl4965_up(struct iwl_priv *priv)
  4191. {
  4192. int i;
  4193. int ret;
  4194. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  4195. IWL_WARNING("Exit pending; will not bring the NIC up\n");
  4196. return -EIO;
  4197. }
  4198. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  4199. IWL_WARNING("Radio disabled by SW RF kill (module "
  4200. "parameter)\n");
  4201. iwl_rfkill_set_hw_state(priv);
  4202. return -ENODEV;
  4203. }
  4204. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  4205. IWL_ERROR("ucode not available for device bringup\n");
  4206. return -EIO;
  4207. }
  4208. /* If platform's RF_KILL switch is NOT set to KILL */
  4209. if (iwl_read32(priv, CSR_GP_CNTRL) &
  4210. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  4211. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  4212. else {
  4213. set_bit(STATUS_RF_KILL_HW, &priv->status);
  4214. if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) {
  4215. iwl_rfkill_set_hw_state(priv);
  4216. IWL_WARNING("Radio disabled by HW RF Kill switch\n");
  4217. return -ENODEV;
  4218. }
  4219. }
  4220. iwl_rfkill_set_hw_state(priv);
  4221. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  4222. ret = priv->cfg->ops->lib->alloc_shared_mem(priv);
  4223. if (ret) {
  4224. IWL_ERROR("Unable to allocate shared memory\n");
  4225. return ret;
  4226. }
  4227. ret = priv->cfg->ops->lib->hw_nic_init(priv);
  4228. if (ret) {
  4229. IWL_ERROR("Unable to init nic\n");
  4230. return ret;
  4231. }
  4232. /* make sure rfkill handshake bits are cleared */
  4233. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  4234. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  4235. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  4236. /* clear (again), then enable host interrupts */
  4237. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  4238. iwl4965_enable_interrupts(priv);
  4239. /* really make sure rfkill handshake bits are cleared */
  4240. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  4241. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  4242. /* Copy original ucode data image from disk into backup cache.
  4243. * This will be used to initialize the on-board processor's
  4244. * data SRAM for a clean start when the runtime program first loads. */
  4245. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  4246. priv->ucode_data.len);
  4247. /* We return success when we resume from suspend and rf_kill is on. */
  4248. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  4249. return 0;
  4250. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  4251. iwlcore_clear_stations_table(priv);
  4252. /* load bootstrap state machine,
  4253. * load bootstrap program into processor's memory,
  4254. * prepare to load the "initialize" uCode */
  4255. ret = priv->cfg->ops->lib->load_ucode(priv);
  4256. if (ret) {
  4257. IWL_ERROR("Unable to set up bootstrap uCode: %d\n", ret);
  4258. continue;
  4259. }
  4260. /* start card; "initialize" will load runtime ucode */
  4261. iwl4965_nic_start(priv);
  4262. IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
  4263. return 0;
  4264. }
  4265. set_bit(STATUS_EXIT_PENDING, &priv->status);
  4266. __iwl4965_down(priv);
  4267. /* tried to restart and config the device for as long as our
  4268. * patience could withstand */
  4269. IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
  4270. return -EIO;
  4271. }
  4272. /*****************************************************************************
  4273. *
  4274. * Workqueue callbacks
  4275. *
  4276. *****************************************************************************/
  4277. static void iwl4965_bg_init_alive_start(struct work_struct *data)
  4278. {
  4279. struct iwl_priv *priv =
  4280. container_of(data, struct iwl_priv, init_alive_start.work);
  4281. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4282. return;
  4283. mutex_lock(&priv->mutex);
  4284. iwl4965_init_alive_start(priv);
  4285. mutex_unlock(&priv->mutex);
  4286. }
  4287. static void iwl4965_bg_alive_start(struct work_struct *data)
  4288. {
  4289. struct iwl_priv *priv =
  4290. container_of(data, struct iwl_priv, alive_start.work);
  4291. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4292. return;
  4293. mutex_lock(&priv->mutex);
  4294. iwl4965_alive_start(priv);
  4295. mutex_unlock(&priv->mutex);
  4296. }
  4297. static void iwl4965_bg_rf_kill(struct work_struct *work)
  4298. {
  4299. struct iwl_priv *priv = container_of(work, struct iwl_priv, rf_kill);
  4300. wake_up_interruptible(&priv->wait_command_queue);
  4301. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4302. return;
  4303. mutex_lock(&priv->mutex);
  4304. if (!iwl_is_rfkill(priv)) {
  4305. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL,
  4306. "HW and/or SW RF Kill no longer active, restarting "
  4307. "device\n");
  4308. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  4309. queue_work(priv->workqueue, &priv->restart);
  4310. } else {
  4311. /* make sure mac80211 stop sending Tx frame */
  4312. if (priv->mac80211_registered)
  4313. ieee80211_stop_queues(priv->hw);
  4314. if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
  4315. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  4316. "disabled by SW switch\n");
  4317. else
  4318. IWL_WARNING("Radio Frequency Kill Switch is On:\n"
  4319. "Kill switch must be turned off for "
  4320. "wireless networking to work.\n");
  4321. }
  4322. iwl_rfkill_set_hw_state(priv);
  4323. mutex_unlock(&priv->mutex);
  4324. }
  4325. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  4326. static void iwl4965_bg_scan_check(struct work_struct *data)
  4327. {
  4328. struct iwl_priv *priv =
  4329. container_of(data, struct iwl_priv, scan_check.work);
  4330. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4331. return;
  4332. mutex_lock(&priv->mutex);
  4333. if (test_bit(STATUS_SCANNING, &priv->status) ||
  4334. test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  4335. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN,
  4336. "Scan completion watchdog resetting adapter (%dms)\n",
  4337. jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG));
  4338. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  4339. iwl4965_send_scan_abort(priv);
  4340. }
  4341. mutex_unlock(&priv->mutex);
  4342. }
  4343. static void iwl4965_bg_request_scan(struct work_struct *data)
  4344. {
  4345. struct iwl_priv *priv =
  4346. container_of(data, struct iwl_priv, request_scan);
  4347. struct iwl_host_cmd cmd = {
  4348. .id = REPLY_SCAN_CMD,
  4349. .len = sizeof(struct iwl4965_scan_cmd),
  4350. .meta.flags = CMD_SIZE_HUGE,
  4351. };
  4352. struct iwl4965_scan_cmd *scan;
  4353. struct ieee80211_conf *conf = NULL;
  4354. u16 cmd_len;
  4355. enum ieee80211_band band;
  4356. u8 direct_mask;
  4357. int ret = 0;
  4358. conf = ieee80211_get_hw_conf(priv->hw);
  4359. mutex_lock(&priv->mutex);
  4360. if (!iwl_is_ready(priv)) {
  4361. IWL_WARNING("request scan called when driver not ready.\n");
  4362. goto done;
  4363. }
  4364. /* Make sure the scan wasn't cancelled before this queued work
  4365. * was given the chance to run... */
  4366. if (!test_bit(STATUS_SCANNING, &priv->status))
  4367. goto done;
  4368. /* This should never be called or scheduled if there is currently
  4369. * a scan active in the hardware. */
  4370. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  4371. IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. "
  4372. "Ignoring second request.\n");
  4373. ret = -EIO;
  4374. goto done;
  4375. }
  4376. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  4377. IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n");
  4378. goto done;
  4379. }
  4380. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  4381. IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n");
  4382. goto done;
  4383. }
  4384. if (iwl_is_rfkill(priv)) {
  4385. IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n");
  4386. goto done;
  4387. }
  4388. if (!test_bit(STATUS_READY, &priv->status)) {
  4389. IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n");
  4390. goto done;
  4391. }
  4392. if (!priv->scan_bands) {
  4393. IWL_DEBUG_HC("Aborting scan due to no requested bands\n");
  4394. goto done;
  4395. }
  4396. if (!priv->scan) {
  4397. priv->scan = kmalloc(sizeof(struct iwl4965_scan_cmd) +
  4398. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  4399. if (!priv->scan) {
  4400. ret = -ENOMEM;
  4401. goto done;
  4402. }
  4403. }
  4404. scan = priv->scan;
  4405. memset(scan, 0, sizeof(struct iwl4965_scan_cmd) + IWL_MAX_SCAN_SIZE);
  4406. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  4407. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  4408. if (iwl_is_associated(priv)) {
  4409. u16 interval = 0;
  4410. u32 extra;
  4411. u32 suspend_time = 100;
  4412. u32 scan_suspend_time = 100;
  4413. unsigned long flags;
  4414. IWL_DEBUG_INFO("Scanning while associated...\n");
  4415. spin_lock_irqsave(&priv->lock, flags);
  4416. interval = priv->beacon_int;
  4417. spin_unlock_irqrestore(&priv->lock, flags);
  4418. scan->suspend_time = 0;
  4419. scan->max_out_time = cpu_to_le32(200 * 1024);
  4420. if (!interval)
  4421. interval = suspend_time;
  4422. extra = (suspend_time / interval) << 22;
  4423. scan_suspend_time = (extra |
  4424. ((suspend_time % interval) * 1024));
  4425. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  4426. IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n",
  4427. scan_suspend_time, interval);
  4428. }
  4429. /* We should add the ability for user to lock to PASSIVE ONLY */
  4430. if (priv->one_direct_scan) {
  4431. IWL_DEBUG_SCAN
  4432. ("Kicking off one direct scan for '%s'\n",
  4433. iwl4965_escape_essid(priv->direct_ssid,
  4434. priv->direct_ssid_len));
  4435. scan->direct_scan[0].id = WLAN_EID_SSID;
  4436. scan->direct_scan[0].len = priv->direct_ssid_len;
  4437. memcpy(scan->direct_scan[0].ssid,
  4438. priv->direct_ssid, priv->direct_ssid_len);
  4439. direct_mask = 1;
  4440. } else if (!iwl_is_associated(priv) && priv->essid_len) {
  4441. IWL_DEBUG_SCAN
  4442. ("Kicking off one direct scan for '%s' when not associated\n",
  4443. iwl4965_escape_essid(priv->essid, priv->essid_len));
  4444. scan->direct_scan[0].id = WLAN_EID_SSID;
  4445. scan->direct_scan[0].len = priv->essid_len;
  4446. memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len);
  4447. direct_mask = 1;
  4448. } else {
  4449. IWL_DEBUG_SCAN("Kicking off one indirect scan.\n");
  4450. direct_mask = 0;
  4451. }
  4452. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  4453. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  4454. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  4455. switch (priv->scan_bands) {
  4456. case 2:
  4457. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  4458. scan->tx_cmd.rate_n_flags =
  4459. iwl4965_hw_set_rate_n_flags(IWL_RATE_1M_PLCP,
  4460. RATE_MCS_ANT_B_MSK|RATE_MCS_CCK_MSK);
  4461. scan->good_CRC_th = 0;
  4462. band = IEEE80211_BAND_2GHZ;
  4463. break;
  4464. case 1:
  4465. scan->tx_cmd.rate_n_flags =
  4466. iwl4965_hw_set_rate_n_flags(IWL_RATE_6M_PLCP,
  4467. RATE_MCS_ANT_B_MSK);
  4468. scan->good_CRC_th = IWL_GOOD_CRC_TH;
  4469. band = IEEE80211_BAND_5GHZ;
  4470. break;
  4471. default:
  4472. IWL_WARNING("Invalid scan band count\n");
  4473. goto done;
  4474. }
  4475. /* We don't build a direct scan probe request; the uCode will do
  4476. * that based on the direct_mask added to each channel entry */
  4477. cmd_len = iwl4965_fill_probe_req(priv, band,
  4478. (struct ieee80211_mgmt *)scan->data,
  4479. IWL_MAX_SCAN_SIZE - sizeof(*scan), 0);
  4480. scan->tx_cmd.len = cpu_to_le16(cmd_len);
  4481. /* select Rx chains */
  4482. /* Force use of chains B and C (0x6) for scan Rx.
  4483. * Avoid A (0x1) because of its off-channel reception on A-band.
  4484. * MIMO is not used here, but value is required to make uCode happy. */
  4485. scan->rx_chain = RXON_RX_CHAIN_DRIVER_FORCE_MSK |
  4486. cpu_to_le16((0x7 << RXON_RX_CHAIN_VALID_POS) |
  4487. (0x6 << RXON_RX_CHAIN_FORCE_SEL_POS) |
  4488. (0x7 << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS));
  4489. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR)
  4490. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  4491. if (direct_mask)
  4492. scan->channel_count =
  4493. iwl4965_get_channels_for_scan(
  4494. priv, band, 1, /* active */
  4495. direct_mask,
  4496. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  4497. else
  4498. scan->channel_count =
  4499. iwl4965_get_channels_for_scan(
  4500. priv, band, 0, /* passive */
  4501. direct_mask,
  4502. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  4503. scan->filter_flags |= (RXON_FILTER_ACCEPT_GRP_MSK |
  4504. RXON_FILTER_BCON_AWARE_MSK);
  4505. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  4506. scan->channel_count * sizeof(struct iwl4965_scan_channel);
  4507. cmd.data = scan;
  4508. scan->len = cpu_to_le16(cmd.len);
  4509. set_bit(STATUS_SCAN_HW, &priv->status);
  4510. ret = iwl_send_cmd_sync(priv, &cmd);
  4511. if (ret)
  4512. goto done;
  4513. queue_delayed_work(priv->workqueue, &priv->scan_check,
  4514. IWL_SCAN_CHECK_WATCHDOG);
  4515. mutex_unlock(&priv->mutex);
  4516. return;
  4517. done:
  4518. /* inform mac80211 scan aborted */
  4519. queue_work(priv->workqueue, &priv->scan_completed);
  4520. mutex_unlock(&priv->mutex);
  4521. }
  4522. static void iwl4965_bg_up(struct work_struct *data)
  4523. {
  4524. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  4525. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4526. return;
  4527. mutex_lock(&priv->mutex);
  4528. __iwl4965_up(priv);
  4529. mutex_unlock(&priv->mutex);
  4530. }
  4531. static void iwl4965_bg_restart(struct work_struct *data)
  4532. {
  4533. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  4534. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4535. return;
  4536. iwl4965_down(priv);
  4537. queue_work(priv->workqueue, &priv->up);
  4538. }
  4539. static void iwl4965_bg_rx_replenish(struct work_struct *data)
  4540. {
  4541. struct iwl_priv *priv =
  4542. container_of(data, struct iwl_priv, rx_replenish);
  4543. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4544. return;
  4545. mutex_lock(&priv->mutex);
  4546. iwl4965_rx_replenish(priv);
  4547. mutex_unlock(&priv->mutex);
  4548. }
  4549. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  4550. static void iwl4965_post_associate(struct iwl_priv *priv)
  4551. {
  4552. struct ieee80211_conf *conf = NULL;
  4553. int ret = 0;
  4554. DECLARE_MAC_BUF(mac);
  4555. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  4556. IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__);
  4557. return;
  4558. }
  4559. IWL_DEBUG_ASSOC("Associated as %d to: %s\n",
  4560. priv->assoc_id,
  4561. print_mac(mac, priv->active_rxon.bssid_addr));
  4562. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4563. return;
  4564. if (!priv->vif || !priv->is_open)
  4565. return;
  4566. iwl4965_scan_cancel_timeout(priv, 200);
  4567. conf = ieee80211_get_hw_conf(priv->hw);
  4568. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  4569. iwl4965_commit_rxon(priv);
  4570. memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd));
  4571. iwl4965_setup_rxon_timing(priv);
  4572. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  4573. sizeof(priv->rxon_timing), &priv->rxon_timing);
  4574. if (ret)
  4575. IWL_WARNING("REPLY_RXON_TIMING failed - "
  4576. "Attempting to continue.\n");
  4577. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  4578. #ifdef CONFIG_IWL4965_HT
  4579. if (priv->current_ht_config.is_ht)
  4580. iwl4965_set_rxon_ht(priv, &priv->current_ht_config);
  4581. #endif /* CONFIG_IWL4965_HT*/
  4582. iwl_set_rxon_chain(priv);
  4583. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  4584. IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
  4585. priv->assoc_id, priv->beacon_int);
  4586. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  4587. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  4588. else
  4589. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  4590. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  4591. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  4592. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  4593. else
  4594. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  4595. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  4596. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  4597. }
  4598. iwl4965_commit_rxon(priv);
  4599. switch (priv->iw_mode) {
  4600. case IEEE80211_IF_TYPE_STA:
  4601. iwl4965_rate_scale_init(priv->hw, IWL_AP_ID);
  4602. break;
  4603. case IEEE80211_IF_TYPE_IBSS:
  4604. /* clear out the station table */
  4605. iwlcore_clear_stations_table(priv);
  4606. iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0);
  4607. iwl4965_rxon_add_station(priv, priv->bssid, 0);
  4608. iwl4965_rate_scale_init(priv->hw, IWL_STA_ID);
  4609. iwl4965_send_beacon_cmd(priv);
  4610. break;
  4611. default:
  4612. IWL_ERROR("%s Should not be called in %d mode\n",
  4613. __FUNCTION__, priv->iw_mode);
  4614. break;
  4615. }
  4616. iwl4965_sequence_reset(priv);
  4617. /* Enable Rx differential gain and sensitivity calibrations */
  4618. iwl_chain_noise_reset(priv);
  4619. priv->start_calib = 1;
  4620. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  4621. priv->assoc_station_added = 1;
  4622. iwl4965_activate_qos(priv, 0);
  4623. iwl_power_update_mode(priv, 0);
  4624. /* we have just associated, don't start scan too early */
  4625. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  4626. }
  4627. static void iwl4965_bg_post_associate(struct work_struct *data)
  4628. {
  4629. struct iwl_priv *priv = container_of(data, struct iwl_priv,
  4630. post_associate.work);
  4631. mutex_lock(&priv->mutex);
  4632. iwl4965_post_associate(priv);
  4633. mutex_unlock(&priv->mutex);
  4634. }
  4635. static void iwl4965_bg_abort_scan(struct work_struct *work)
  4636. {
  4637. struct iwl_priv *priv = container_of(work, struct iwl_priv, abort_scan);
  4638. if (!iwl_is_ready(priv))
  4639. return;
  4640. mutex_lock(&priv->mutex);
  4641. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  4642. iwl4965_send_scan_abort(priv);
  4643. mutex_unlock(&priv->mutex);
  4644. }
  4645. static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf);
  4646. static void iwl4965_bg_scan_completed(struct work_struct *work)
  4647. {
  4648. struct iwl_priv *priv =
  4649. container_of(work, struct iwl_priv, scan_completed);
  4650. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n");
  4651. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4652. return;
  4653. if (test_bit(STATUS_CONF_PENDING, &priv->status))
  4654. iwl4965_mac_config(priv->hw, ieee80211_get_hw_conf(priv->hw));
  4655. ieee80211_scan_completed(priv->hw);
  4656. /* Since setting the TXPOWER may have been deferred while
  4657. * performing the scan, fire one off */
  4658. mutex_lock(&priv->mutex);
  4659. iwl4965_hw_reg_send_txpower(priv);
  4660. mutex_unlock(&priv->mutex);
  4661. }
  4662. /*****************************************************************************
  4663. *
  4664. * mac80211 entry point functions
  4665. *
  4666. *****************************************************************************/
  4667. #define UCODE_READY_TIMEOUT (2 * HZ)
  4668. static int iwl4965_mac_start(struct ieee80211_hw *hw)
  4669. {
  4670. struct iwl_priv *priv = hw->priv;
  4671. int ret;
  4672. IWL_DEBUG_MAC80211("enter\n");
  4673. if (pci_enable_device(priv->pci_dev)) {
  4674. IWL_ERROR("Fail to pci_enable_device\n");
  4675. return -ENODEV;
  4676. }
  4677. pci_restore_state(priv->pci_dev);
  4678. pci_enable_msi(priv->pci_dev);
  4679. ret = request_irq(priv->pci_dev->irq, iwl4965_isr, IRQF_SHARED,
  4680. DRV_NAME, priv);
  4681. if (ret) {
  4682. IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq);
  4683. goto out_disable_msi;
  4684. }
  4685. /* we should be verifying the device is ready to be opened */
  4686. mutex_lock(&priv->mutex);
  4687. memset(&priv->staging_rxon, 0, sizeof(struct iwl4965_rxon_cmd));
  4688. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  4689. * ucode filename and max sizes are card-specific. */
  4690. if (!priv->ucode_code.len) {
  4691. ret = iwl4965_read_ucode(priv);
  4692. if (ret) {
  4693. IWL_ERROR("Could not read microcode: %d\n", ret);
  4694. mutex_unlock(&priv->mutex);
  4695. goto out_release_irq;
  4696. }
  4697. }
  4698. ret = __iwl4965_up(priv);
  4699. mutex_unlock(&priv->mutex);
  4700. if (ret)
  4701. goto out_release_irq;
  4702. IWL_DEBUG_INFO("Start UP work done.\n");
  4703. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  4704. return 0;
  4705. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  4706. * mac80211 will not be run successfully. */
  4707. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  4708. test_bit(STATUS_READY, &priv->status),
  4709. UCODE_READY_TIMEOUT);
  4710. if (!ret) {
  4711. if (!test_bit(STATUS_READY, &priv->status)) {
  4712. IWL_ERROR("Wait for START_ALIVE timeout after %dms.\n",
  4713. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  4714. ret = -ETIMEDOUT;
  4715. goto out_release_irq;
  4716. }
  4717. }
  4718. priv->is_open = 1;
  4719. IWL_DEBUG_MAC80211("leave\n");
  4720. return 0;
  4721. out_release_irq:
  4722. free_irq(priv->pci_dev->irq, priv);
  4723. out_disable_msi:
  4724. pci_disable_msi(priv->pci_dev);
  4725. pci_disable_device(priv->pci_dev);
  4726. priv->is_open = 0;
  4727. IWL_DEBUG_MAC80211("leave - failed\n");
  4728. return ret;
  4729. }
  4730. static void iwl4965_mac_stop(struct ieee80211_hw *hw)
  4731. {
  4732. struct iwl_priv *priv = hw->priv;
  4733. IWL_DEBUG_MAC80211("enter\n");
  4734. if (!priv->is_open) {
  4735. IWL_DEBUG_MAC80211("leave - skip\n");
  4736. return;
  4737. }
  4738. priv->is_open = 0;
  4739. if (iwl_is_ready_rf(priv)) {
  4740. /* stop mac, cancel any scan request and clear
  4741. * RXON_FILTER_ASSOC_MSK BIT
  4742. */
  4743. mutex_lock(&priv->mutex);
  4744. iwl4965_scan_cancel_timeout(priv, 100);
  4745. cancel_delayed_work(&priv->post_associate);
  4746. mutex_unlock(&priv->mutex);
  4747. }
  4748. iwl4965_down(priv);
  4749. flush_workqueue(priv->workqueue);
  4750. free_irq(priv->pci_dev->irq, priv);
  4751. pci_disable_msi(priv->pci_dev);
  4752. pci_save_state(priv->pci_dev);
  4753. pci_disable_device(priv->pci_dev);
  4754. IWL_DEBUG_MAC80211("leave\n");
  4755. }
  4756. static int iwl4965_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  4757. struct ieee80211_tx_control *ctl)
  4758. {
  4759. struct iwl_priv *priv = hw->priv;
  4760. IWL_DEBUG_MAC80211("enter\n");
  4761. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
  4762. IWL_DEBUG_MAC80211("leave - monitor\n");
  4763. return -1;
  4764. }
  4765. IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  4766. ctl->tx_rate->bitrate);
  4767. if (iwl4965_tx_skb(priv, skb, ctl))
  4768. dev_kfree_skb_any(skb);
  4769. IWL_DEBUG_MAC80211("leave\n");
  4770. return 0;
  4771. }
  4772. static int iwl4965_mac_add_interface(struct ieee80211_hw *hw,
  4773. struct ieee80211_if_init_conf *conf)
  4774. {
  4775. struct iwl_priv *priv = hw->priv;
  4776. unsigned long flags;
  4777. DECLARE_MAC_BUF(mac);
  4778. IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
  4779. if (priv->vif) {
  4780. IWL_DEBUG_MAC80211("leave - vif != NULL\n");
  4781. return -EOPNOTSUPP;
  4782. }
  4783. spin_lock_irqsave(&priv->lock, flags);
  4784. priv->vif = conf->vif;
  4785. spin_unlock_irqrestore(&priv->lock, flags);
  4786. mutex_lock(&priv->mutex);
  4787. if (conf->mac_addr) {
  4788. IWL_DEBUG_MAC80211("Set %s\n", print_mac(mac, conf->mac_addr));
  4789. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  4790. }
  4791. if (iwl_is_ready(priv))
  4792. iwl4965_set_mode(priv, conf->type);
  4793. mutex_unlock(&priv->mutex);
  4794. IWL_DEBUG_MAC80211("leave\n");
  4795. return 0;
  4796. }
  4797. /**
  4798. * iwl4965_mac_config - mac80211 config callback
  4799. *
  4800. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  4801. * be set inappropriately and the driver currently sets the hardware up to
  4802. * use it whenever needed.
  4803. */
  4804. static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
  4805. {
  4806. struct iwl_priv *priv = hw->priv;
  4807. const struct iwl_channel_info *ch_info;
  4808. unsigned long flags;
  4809. int ret = 0;
  4810. mutex_lock(&priv->mutex);
  4811. IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
  4812. priv->add_radiotap = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
  4813. if (!iwl_is_ready(priv)) {
  4814. IWL_DEBUG_MAC80211("leave - not ready\n");
  4815. ret = -EIO;
  4816. goto out;
  4817. }
  4818. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  4819. test_bit(STATUS_SCANNING, &priv->status))) {
  4820. IWL_DEBUG_MAC80211("leave - scanning\n");
  4821. set_bit(STATUS_CONF_PENDING, &priv->status);
  4822. mutex_unlock(&priv->mutex);
  4823. return 0;
  4824. }
  4825. spin_lock_irqsave(&priv->lock, flags);
  4826. ch_info = iwl_get_channel_info(priv, conf->channel->band,
  4827. ieee80211_frequency_to_channel(conf->channel->center_freq));
  4828. if (!is_channel_valid(ch_info)) {
  4829. IWL_DEBUG_MAC80211("leave - invalid channel\n");
  4830. spin_unlock_irqrestore(&priv->lock, flags);
  4831. ret = -EINVAL;
  4832. goto out;
  4833. }
  4834. #ifdef CONFIG_IWL4965_HT
  4835. /* if we are switching from ht to 2.4 clear flags
  4836. * from any ht related info since 2.4 does not
  4837. * support ht */
  4838. if ((le16_to_cpu(priv->staging_rxon.channel) != conf->channel->hw_value)
  4839. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  4840. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  4841. #endif
  4842. )
  4843. priv->staging_rxon.flags = 0;
  4844. #endif /* CONFIG_IWL4965_HT */
  4845. iwl_set_rxon_channel(priv, conf->channel->band,
  4846. ieee80211_frequency_to_channel(conf->channel->center_freq));
  4847. iwl4965_set_flags_for_phymode(priv, conf->channel->band);
  4848. /* The list of supported rates and rate mask can be different
  4849. * for each band; since the band may have changed, reset
  4850. * the rate mask to what mac80211 lists */
  4851. iwl4965_set_rate(priv);
  4852. spin_unlock_irqrestore(&priv->lock, flags);
  4853. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  4854. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  4855. iwl4965_hw_channel_switch(priv, conf->channel);
  4856. goto out;
  4857. }
  4858. #endif
  4859. if (priv->cfg->ops->lib->radio_kill_sw)
  4860. priv->cfg->ops->lib->radio_kill_sw(priv, !conf->radio_enabled);
  4861. if (!conf->radio_enabled) {
  4862. IWL_DEBUG_MAC80211("leave - radio disabled\n");
  4863. goto out;
  4864. }
  4865. if (iwl_is_rfkill(priv)) {
  4866. IWL_DEBUG_MAC80211("leave - RF kill\n");
  4867. ret = -EIO;
  4868. goto out;
  4869. }
  4870. iwl4965_set_rate(priv);
  4871. if (memcmp(&priv->active_rxon,
  4872. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  4873. iwl4965_commit_rxon(priv);
  4874. else
  4875. IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
  4876. IWL_DEBUG_MAC80211("leave\n");
  4877. out:
  4878. clear_bit(STATUS_CONF_PENDING, &priv->status);
  4879. mutex_unlock(&priv->mutex);
  4880. return ret;
  4881. }
  4882. static void iwl4965_config_ap(struct iwl_priv *priv)
  4883. {
  4884. int ret = 0;
  4885. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  4886. return;
  4887. /* The following should be done only at AP bring up */
  4888. if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) {
  4889. /* RXON - unassoc (to set timing command) */
  4890. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  4891. iwl4965_commit_rxon(priv);
  4892. /* RXON Timing */
  4893. memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd));
  4894. iwl4965_setup_rxon_timing(priv);
  4895. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  4896. sizeof(priv->rxon_timing), &priv->rxon_timing);
  4897. if (ret)
  4898. IWL_WARNING("REPLY_RXON_TIMING failed - "
  4899. "Attempting to continue.\n");
  4900. iwl_set_rxon_chain(priv);
  4901. /* FIXME: what should be the assoc_id for AP? */
  4902. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  4903. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  4904. priv->staging_rxon.flags |=
  4905. RXON_FLG_SHORT_PREAMBLE_MSK;
  4906. else
  4907. priv->staging_rxon.flags &=
  4908. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  4909. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  4910. if (priv->assoc_capability &
  4911. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  4912. priv->staging_rxon.flags |=
  4913. RXON_FLG_SHORT_SLOT_MSK;
  4914. else
  4915. priv->staging_rxon.flags &=
  4916. ~RXON_FLG_SHORT_SLOT_MSK;
  4917. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  4918. priv->staging_rxon.flags &=
  4919. ~RXON_FLG_SHORT_SLOT_MSK;
  4920. }
  4921. /* restore RXON assoc */
  4922. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  4923. iwl4965_commit_rxon(priv);
  4924. iwl4965_activate_qos(priv, 1);
  4925. iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0);
  4926. }
  4927. iwl4965_send_beacon_cmd(priv);
  4928. /* FIXME - we need to add code here to detect a totally new
  4929. * configuration, reset the AP, unassoc, rxon timing, assoc,
  4930. * clear sta table, add BCAST sta... */
  4931. }
  4932. static int iwl4965_mac_config_interface(struct ieee80211_hw *hw,
  4933. struct ieee80211_vif *vif,
  4934. struct ieee80211_if_conf *conf)
  4935. {
  4936. struct iwl_priv *priv = hw->priv;
  4937. DECLARE_MAC_BUF(mac);
  4938. unsigned long flags;
  4939. int rc;
  4940. if (conf == NULL)
  4941. return -EIO;
  4942. if (priv->vif != vif) {
  4943. IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
  4944. return 0;
  4945. }
  4946. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  4947. (!conf->beacon || !conf->ssid_len)) {
  4948. IWL_DEBUG_MAC80211
  4949. ("Leaving in AP mode because HostAPD is not ready.\n");
  4950. return 0;
  4951. }
  4952. if (!iwl_is_alive(priv))
  4953. return -EAGAIN;
  4954. mutex_lock(&priv->mutex);
  4955. if (conf->bssid)
  4956. IWL_DEBUG_MAC80211("bssid: %s\n",
  4957. print_mac(mac, conf->bssid));
  4958. /*
  4959. * very dubious code was here; the probe filtering flag is never set:
  4960. *
  4961. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  4962. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  4963. */
  4964. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  4965. if (!conf->bssid) {
  4966. conf->bssid = priv->mac_addr;
  4967. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  4968. IWL_DEBUG_MAC80211("bssid was set to: %s\n",
  4969. print_mac(mac, conf->bssid));
  4970. }
  4971. if (priv->ibss_beacon)
  4972. dev_kfree_skb(priv->ibss_beacon);
  4973. priv->ibss_beacon = conf->beacon;
  4974. }
  4975. if (iwl_is_rfkill(priv))
  4976. goto done;
  4977. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  4978. !is_multicast_ether_addr(conf->bssid)) {
  4979. /* If there is currently a HW scan going on in the background
  4980. * then we need to cancel it else the RXON below will fail. */
  4981. if (iwl4965_scan_cancel_timeout(priv, 100)) {
  4982. IWL_WARNING("Aborted scan still in progress "
  4983. "after 100ms\n");
  4984. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  4985. mutex_unlock(&priv->mutex);
  4986. return -EAGAIN;
  4987. }
  4988. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  4989. /* TODO: Audit driver for usage of these members and see
  4990. * if mac80211 deprecates them (priv->bssid looks like it
  4991. * shouldn't be there, but I haven't scanned the IBSS code
  4992. * to verify) - jpk */
  4993. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  4994. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  4995. iwl4965_config_ap(priv);
  4996. else {
  4997. rc = iwl4965_commit_rxon(priv);
  4998. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc)
  4999. iwl4965_rxon_add_station(
  5000. priv, priv->active_rxon.bssid_addr, 1);
  5001. }
  5002. } else {
  5003. iwl4965_scan_cancel_timeout(priv, 100);
  5004. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5005. iwl4965_commit_rxon(priv);
  5006. }
  5007. done:
  5008. spin_lock_irqsave(&priv->lock, flags);
  5009. if (!conf->ssid_len)
  5010. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  5011. else
  5012. memcpy(priv->essid, conf->ssid, conf->ssid_len);
  5013. priv->essid_len = conf->ssid_len;
  5014. spin_unlock_irqrestore(&priv->lock, flags);
  5015. IWL_DEBUG_MAC80211("leave\n");
  5016. mutex_unlock(&priv->mutex);
  5017. return 0;
  5018. }
  5019. static void iwl4965_configure_filter(struct ieee80211_hw *hw,
  5020. unsigned int changed_flags,
  5021. unsigned int *total_flags,
  5022. int mc_count, struct dev_addr_list *mc_list)
  5023. {
  5024. /*
  5025. * XXX: dummy
  5026. * see also iwl4965_connection_init_rx_config
  5027. */
  5028. *total_flags = 0;
  5029. }
  5030. static void iwl4965_mac_remove_interface(struct ieee80211_hw *hw,
  5031. struct ieee80211_if_init_conf *conf)
  5032. {
  5033. struct iwl_priv *priv = hw->priv;
  5034. IWL_DEBUG_MAC80211("enter\n");
  5035. mutex_lock(&priv->mutex);
  5036. if (iwl_is_ready_rf(priv)) {
  5037. iwl4965_scan_cancel_timeout(priv, 100);
  5038. cancel_delayed_work(&priv->post_associate);
  5039. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5040. iwl4965_commit_rxon(priv);
  5041. }
  5042. if (priv->vif == conf->vif) {
  5043. priv->vif = NULL;
  5044. memset(priv->bssid, 0, ETH_ALEN);
  5045. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  5046. priv->essid_len = 0;
  5047. }
  5048. mutex_unlock(&priv->mutex);
  5049. IWL_DEBUG_MAC80211("leave\n");
  5050. }
  5051. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  5052. static void iwl4965_bss_info_changed(struct ieee80211_hw *hw,
  5053. struct ieee80211_vif *vif,
  5054. struct ieee80211_bss_conf *bss_conf,
  5055. u32 changes)
  5056. {
  5057. struct iwl_priv *priv = hw->priv;
  5058. IWL_DEBUG_MAC80211("changes = 0x%X\n", changes);
  5059. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  5060. IWL_DEBUG_MAC80211("ERP_PREAMBLE %d\n",
  5061. bss_conf->use_short_preamble);
  5062. if (bss_conf->use_short_preamble)
  5063. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  5064. else
  5065. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  5066. }
  5067. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  5068. IWL_DEBUG_MAC80211("ERP_CTS %d\n", bss_conf->use_cts_prot);
  5069. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  5070. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  5071. else
  5072. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  5073. }
  5074. if (changes & BSS_CHANGED_HT) {
  5075. IWL_DEBUG_MAC80211("HT %d\n", bss_conf->assoc_ht);
  5076. iwl4965_ht_conf(priv, bss_conf);
  5077. iwl_set_rxon_chain(priv);
  5078. }
  5079. if (changes & BSS_CHANGED_ASSOC) {
  5080. IWL_DEBUG_MAC80211("ASSOC %d\n", bss_conf->assoc);
  5081. /* This should never happen as this function should
  5082. * never be called from interrupt context. */
  5083. if (WARN_ON_ONCE(in_interrupt()))
  5084. return;
  5085. if (bss_conf->assoc) {
  5086. priv->assoc_id = bss_conf->aid;
  5087. priv->beacon_int = bss_conf->beacon_int;
  5088. priv->timestamp = bss_conf->timestamp;
  5089. priv->assoc_capability = bss_conf->assoc_capability;
  5090. priv->next_scan_jiffies = jiffies +
  5091. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  5092. mutex_lock(&priv->mutex);
  5093. iwl4965_post_associate(priv);
  5094. mutex_unlock(&priv->mutex);
  5095. } else {
  5096. priv->assoc_id = 0;
  5097. IWL_DEBUG_MAC80211("DISASSOC %d\n", bss_conf->assoc);
  5098. }
  5099. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  5100. IWL_DEBUG_MAC80211("Associated Changes %d\n", changes);
  5101. iwl_send_rxon_assoc(priv);
  5102. }
  5103. }
  5104. static int iwl4965_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len)
  5105. {
  5106. int rc = 0;
  5107. unsigned long flags;
  5108. struct iwl_priv *priv = hw->priv;
  5109. IWL_DEBUG_MAC80211("enter\n");
  5110. mutex_lock(&priv->mutex);
  5111. spin_lock_irqsave(&priv->lock, flags);
  5112. if (!iwl_is_ready_rf(priv)) {
  5113. rc = -EIO;
  5114. IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
  5115. goto out_unlock;
  5116. }
  5117. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */
  5118. rc = -EIO;
  5119. IWL_ERROR("ERROR: APs don't scan\n");
  5120. goto out_unlock;
  5121. }
  5122. /* we don't schedule scan within next_scan_jiffies period */
  5123. if (priv->next_scan_jiffies &&
  5124. time_after(priv->next_scan_jiffies, jiffies)) {
  5125. rc = -EAGAIN;
  5126. goto out_unlock;
  5127. }
  5128. /* if we just finished scan ask for delay */
  5129. if (priv->last_scan_jiffies && time_after(priv->last_scan_jiffies +
  5130. IWL_DELAY_NEXT_SCAN, jiffies)) {
  5131. rc = -EAGAIN;
  5132. goto out_unlock;
  5133. }
  5134. if (len) {
  5135. IWL_DEBUG_SCAN("direct scan for %s [%d]\n ",
  5136. iwl4965_escape_essid(ssid, len), (int)len);
  5137. priv->one_direct_scan = 1;
  5138. priv->direct_ssid_len = (u8)
  5139. min((u8) len, (u8) IW_ESSID_MAX_SIZE);
  5140. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  5141. } else
  5142. priv->one_direct_scan = 0;
  5143. rc = iwl4965_scan_initiate(priv);
  5144. IWL_DEBUG_MAC80211("leave\n");
  5145. out_unlock:
  5146. spin_unlock_irqrestore(&priv->lock, flags);
  5147. mutex_unlock(&priv->mutex);
  5148. return rc;
  5149. }
  5150. static void iwl4965_mac_update_tkip_key(struct ieee80211_hw *hw,
  5151. struct ieee80211_key_conf *keyconf, const u8 *addr,
  5152. u32 iv32, u16 *phase1key)
  5153. {
  5154. struct iwl_priv *priv = hw->priv;
  5155. u8 sta_id = IWL_INVALID_STATION;
  5156. unsigned long flags;
  5157. __le16 key_flags = 0;
  5158. int i;
  5159. DECLARE_MAC_BUF(mac);
  5160. IWL_DEBUG_MAC80211("enter\n");
  5161. sta_id = iwl_find_station(priv, addr);
  5162. if (sta_id == IWL_INVALID_STATION) {
  5163. IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
  5164. print_mac(mac, addr));
  5165. return;
  5166. }
  5167. iwl4965_scan_cancel_timeout(priv, 100);
  5168. key_flags |= (STA_KEY_FLG_TKIP | STA_KEY_FLG_MAP_KEY_MSK);
  5169. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  5170. key_flags &= ~STA_KEY_FLG_INVALID;
  5171. if (sta_id == priv->hw_params.bcast_sta_id)
  5172. key_flags |= STA_KEY_MULTICAST_MSK;
  5173. spin_lock_irqsave(&priv->sta_lock, flags);
  5174. priv->stations[sta_id].sta.key.key_flags = key_flags;
  5175. priv->stations[sta_id].sta.key.tkip_rx_tsc_byte2 = (u8) iv32;
  5176. for (i = 0; i < 5; i++)
  5177. priv->stations[sta_id].sta.key.tkip_rx_ttak[i] =
  5178. cpu_to_le16(phase1key[i]);
  5179. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  5180. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  5181. iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  5182. spin_unlock_irqrestore(&priv->sta_lock, flags);
  5183. IWL_DEBUG_MAC80211("leave\n");
  5184. }
  5185. static int iwl4965_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  5186. const u8 *local_addr, const u8 *addr,
  5187. struct ieee80211_key_conf *key)
  5188. {
  5189. struct iwl_priv *priv = hw->priv;
  5190. DECLARE_MAC_BUF(mac);
  5191. int ret = 0;
  5192. u8 sta_id = IWL_INVALID_STATION;
  5193. u8 is_default_wep_key = 0;
  5194. IWL_DEBUG_MAC80211("enter\n");
  5195. if (priv->hw_params.sw_crypto) {
  5196. IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
  5197. return -EOPNOTSUPP;
  5198. }
  5199. if (is_zero_ether_addr(addr))
  5200. /* only support pairwise keys */
  5201. return -EOPNOTSUPP;
  5202. sta_id = iwl_find_station(priv, addr);
  5203. if (sta_id == IWL_INVALID_STATION) {
  5204. IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
  5205. print_mac(mac, addr));
  5206. return -EINVAL;
  5207. }
  5208. mutex_lock(&priv->mutex);
  5209. iwl4965_scan_cancel_timeout(priv, 100);
  5210. mutex_unlock(&priv->mutex);
  5211. /* If we are getting WEP group key and we didn't receive any key mapping
  5212. * so far, we are in legacy wep mode (group key only), otherwise we are
  5213. * in 1X mode.
  5214. * In legacy wep mode, we use another host command to the uCode */
  5215. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  5216. priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  5217. if (cmd == SET_KEY)
  5218. is_default_wep_key = !priv->key_mapping_key;
  5219. else
  5220. is_default_wep_key = priv->default_wep_key;
  5221. }
  5222. switch (cmd) {
  5223. case SET_KEY:
  5224. if (is_default_wep_key)
  5225. ret = iwl_set_default_wep_key(priv, key);
  5226. else
  5227. ret = iwl_set_dynamic_key(priv, key, sta_id);
  5228. IWL_DEBUG_MAC80211("enable hwcrypto key\n");
  5229. break;
  5230. case DISABLE_KEY:
  5231. if (is_default_wep_key)
  5232. ret = iwl_remove_default_wep_key(priv, key);
  5233. else
  5234. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  5235. IWL_DEBUG_MAC80211("disable hwcrypto key\n");
  5236. break;
  5237. default:
  5238. ret = -EINVAL;
  5239. }
  5240. IWL_DEBUG_MAC80211("leave\n");
  5241. return ret;
  5242. }
  5243. static int iwl4965_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  5244. const struct ieee80211_tx_queue_params *params)
  5245. {
  5246. struct iwl_priv *priv = hw->priv;
  5247. unsigned long flags;
  5248. int q;
  5249. IWL_DEBUG_MAC80211("enter\n");
  5250. if (!iwl_is_ready_rf(priv)) {
  5251. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  5252. return -EIO;
  5253. }
  5254. if (queue >= AC_NUM) {
  5255. IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
  5256. return 0;
  5257. }
  5258. if (!priv->qos_data.qos_enable) {
  5259. priv->qos_data.qos_active = 0;
  5260. IWL_DEBUG_MAC80211("leave - qos not enabled\n");
  5261. return 0;
  5262. }
  5263. q = AC_NUM - 1 - queue;
  5264. spin_lock_irqsave(&priv->lock, flags);
  5265. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  5266. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  5267. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  5268. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  5269. cpu_to_le16((params->txop * 32));
  5270. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  5271. priv->qos_data.qos_active = 1;
  5272. spin_unlock_irqrestore(&priv->lock, flags);
  5273. mutex_lock(&priv->mutex);
  5274. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  5275. iwl4965_activate_qos(priv, 1);
  5276. else if (priv->assoc_id && iwl_is_associated(priv))
  5277. iwl4965_activate_qos(priv, 0);
  5278. mutex_unlock(&priv->mutex);
  5279. IWL_DEBUG_MAC80211("leave\n");
  5280. return 0;
  5281. }
  5282. static int iwl4965_mac_get_tx_stats(struct ieee80211_hw *hw,
  5283. struct ieee80211_tx_queue_stats *stats)
  5284. {
  5285. struct iwl_priv *priv = hw->priv;
  5286. int i, avail;
  5287. struct iwl4965_tx_queue *txq;
  5288. struct iwl4965_queue *q;
  5289. unsigned long flags;
  5290. IWL_DEBUG_MAC80211("enter\n");
  5291. if (!iwl_is_ready_rf(priv)) {
  5292. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  5293. return -EIO;
  5294. }
  5295. spin_lock_irqsave(&priv->lock, flags);
  5296. for (i = 0; i < AC_NUM; i++) {
  5297. txq = &priv->txq[i];
  5298. q = &txq->q;
  5299. avail = iwl4965_queue_space(q);
  5300. stats[i].len = q->n_window - avail;
  5301. stats[i].limit = q->n_window - q->high_mark;
  5302. stats[i].count = q->n_window;
  5303. }
  5304. spin_unlock_irqrestore(&priv->lock, flags);
  5305. IWL_DEBUG_MAC80211("leave\n");
  5306. return 0;
  5307. }
  5308. static int iwl4965_mac_get_stats(struct ieee80211_hw *hw,
  5309. struct ieee80211_low_level_stats *stats)
  5310. {
  5311. IWL_DEBUG_MAC80211("enter\n");
  5312. IWL_DEBUG_MAC80211("leave\n");
  5313. return 0;
  5314. }
  5315. static u64 iwl4965_mac_get_tsf(struct ieee80211_hw *hw)
  5316. {
  5317. IWL_DEBUG_MAC80211("enter\n");
  5318. IWL_DEBUG_MAC80211("leave\n");
  5319. return 0;
  5320. }
  5321. static void iwl4965_mac_reset_tsf(struct ieee80211_hw *hw)
  5322. {
  5323. struct iwl_priv *priv = hw->priv;
  5324. unsigned long flags;
  5325. mutex_lock(&priv->mutex);
  5326. IWL_DEBUG_MAC80211("enter\n");
  5327. priv->lq_mngr.lq_ready = 0;
  5328. #ifdef CONFIG_IWL4965_HT
  5329. spin_lock_irqsave(&priv->lock, flags);
  5330. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  5331. spin_unlock_irqrestore(&priv->lock, flags);
  5332. #endif /* CONFIG_IWL4965_HT */
  5333. iwl_reset_qos(priv);
  5334. cancel_delayed_work(&priv->post_associate);
  5335. spin_lock_irqsave(&priv->lock, flags);
  5336. priv->assoc_id = 0;
  5337. priv->assoc_capability = 0;
  5338. priv->assoc_station_added = 0;
  5339. /* new association get rid of ibss beacon skb */
  5340. if (priv->ibss_beacon)
  5341. dev_kfree_skb(priv->ibss_beacon);
  5342. priv->ibss_beacon = NULL;
  5343. priv->beacon_int = priv->hw->conf.beacon_int;
  5344. priv->timestamp = 0;
  5345. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA))
  5346. priv->beacon_int = 0;
  5347. spin_unlock_irqrestore(&priv->lock, flags);
  5348. if (!iwl_is_ready_rf(priv)) {
  5349. IWL_DEBUG_MAC80211("leave - not ready\n");
  5350. mutex_unlock(&priv->mutex);
  5351. return;
  5352. }
  5353. /* we are restarting association process
  5354. * clear RXON_FILTER_ASSOC_MSK bit
  5355. */
  5356. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  5357. iwl4965_scan_cancel_timeout(priv, 100);
  5358. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5359. iwl4965_commit_rxon(priv);
  5360. }
  5361. iwl_power_update_mode(priv, 0);
  5362. /* Per mac80211.h: This is only used in IBSS mode... */
  5363. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  5364. IWL_DEBUG_MAC80211("leave - not in IBSS\n");
  5365. mutex_unlock(&priv->mutex);
  5366. return;
  5367. }
  5368. iwl4965_set_rate(priv);
  5369. mutex_unlock(&priv->mutex);
  5370. IWL_DEBUG_MAC80211("leave\n");
  5371. }
  5372. static int iwl4965_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
  5373. struct ieee80211_tx_control *control)
  5374. {
  5375. struct iwl_priv *priv = hw->priv;
  5376. unsigned long flags;
  5377. mutex_lock(&priv->mutex);
  5378. IWL_DEBUG_MAC80211("enter\n");
  5379. if (!iwl_is_ready_rf(priv)) {
  5380. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  5381. mutex_unlock(&priv->mutex);
  5382. return -EIO;
  5383. }
  5384. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  5385. IWL_DEBUG_MAC80211("leave - not IBSS\n");
  5386. mutex_unlock(&priv->mutex);
  5387. return -EIO;
  5388. }
  5389. spin_lock_irqsave(&priv->lock, flags);
  5390. if (priv->ibss_beacon)
  5391. dev_kfree_skb(priv->ibss_beacon);
  5392. priv->ibss_beacon = skb;
  5393. priv->assoc_id = 0;
  5394. IWL_DEBUG_MAC80211("leave\n");
  5395. spin_unlock_irqrestore(&priv->lock, flags);
  5396. iwl_reset_qos(priv);
  5397. queue_work(priv->workqueue, &priv->post_associate.work);
  5398. mutex_unlock(&priv->mutex);
  5399. return 0;
  5400. }
  5401. /*****************************************************************************
  5402. *
  5403. * sysfs attributes
  5404. *
  5405. *****************************************************************************/
  5406. #ifdef CONFIG_IWLWIFI_DEBUG
  5407. /*
  5408. * The following adds a new attribute to the sysfs representation
  5409. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  5410. * used for controlling the debug level.
  5411. *
  5412. * See the level definitions in iwl for details.
  5413. */
  5414. static ssize_t show_debug_level(struct device_driver *d, char *buf)
  5415. {
  5416. return sprintf(buf, "0x%08X\n", iwl_debug_level);
  5417. }
  5418. static ssize_t store_debug_level(struct device_driver *d,
  5419. const char *buf, size_t count)
  5420. {
  5421. char *p = (char *)buf;
  5422. u32 val;
  5423. val = simple_strtoul(p, &p, 0);
  5424. if (p == buf)
  5425. printk(KERN_INFO DRV_NAME
  5426. ": %s is not in hex or decimal form.\n", buf);
  5427. else
  5428. iwl_debug_level = val;
  5429. return strnlen(buf, count);
  5430. }
  5431. static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO,
  5432. show_debug_level, store_debug_level);
  5433. #endif /* CONFIG_IWLWIFI_DEBUG */
  5434. static ssize_t show_temperature(struct device *d,
  5435. struct device_attribute *attr, char *buf)
  5436. {
  5437. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5438. if (!iwl_is_alive(priv))
  5439. return -EAGAIN;
  5440. return sprintf(buf, "%d\n", iwl4965_hw_get_temperature(priv));
  5441. }
  5442. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  5443. static ssize_t show_rs_window(struct device *d,
  5444. struct device_attribute *attr,
  5445. char *buf)
  5446. {
  5447. struct iwl_priv *priv = d->driver_data;
  5448. return iwl4965_fill_rs_info(priv->hw, buf, IWL_AP_ID);
  5449. }
  5450. static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL);
  5451. static ssize_t show_tx_power(struct device *d,
  5452. struct device_attribute *attr, char *buf)
  5453. {
  5454. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5455. return sprintf(buf, "%d\n", priv->user_txpower_limit);
  5456. }
  5457. static ssize_t store_tx_power(struct device *d,
  5458. struct device_attribute *attr,
  5459. const char *buf, size_t count)
  5460. {
  5461. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5462. char *p = (char *)buf;
  5463. u32 val;
  5464. val = simple_strtoul(p, &p, 10);
  5465. if (p == buf)
  5466. printk(KERN_INFO DRV_NAME
  5467. ": %s is not in decimal form.\n", buf);
  5468. else
  5469. iwl4965_hw_reg_set_txpower(priv, val);
  5470. return count;
  5471. }
  5472. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  5473. static ssize_t show_flags(struct device *d,
  5474. struct device_attribute *attr, char *buf)
  5475. {
  5476. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5477. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  5478. }
  5479. static ssize_t store_flags(struct device *d,
  5480. struct device_attribute *attr,
  5481. const char *buf, size_t count)
  5482. {
  5483. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5484. u32 flags = simple_strtoul(buf, NULL, 0);
  5485. mutex_lock(&priv->mutex);
  5486. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  5487. /* Cancel any currently running scans... */
  5488. if (iwl4965_scan_cancel_timeout(priv, 100))
  5489. IWL_WARNING("Could not cancel scan.\n");
  5490. else {
  5491. IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n",
  5492. flags);
  5493. priv->staging_rxon.flags = cpu_to_le32(flags);
  5494. iwl4965_commit_rxon(priv);
  5495. }
  5496. }
  5497. mutex_unlock(&priv->mutex);
  5498. return count;
  5499. }
  5500. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  5501. static ssize_t show_filter_flags(struct device *d,
  5502. struct device_attribute *attr, char *buf)
  5503. {
  5504. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5505. return sprintf(buf, "0x%04X\n",
  5506. le32_to_cpu(priv->active_rxon.filter_flags));
  5507. }
  5508. static ssize_t store_filter_flags(struct device *d,
  5509. struct device_attribute *attr,
  5510. const char *buf, size_t count)
  5511. {
  5512. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5513. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  5514. mutex_lock(&priv->mutex);
  5515. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  5516. /* Cancel any currently running scans... */
  5517. if (iwl4965_scan_cancel_timeout(priv, 100))
  5518. IWL_WARNING("Could not cancel scan.\n");
  5519. else {
  5520. IWL_DEBUG_INFO("Committing rxon.filter_flags = "
  5521. "0x%04X\n", filter_flags);
  5522. priv->staging_rxon.filter_flags =
  5523. cpu_to_le32(filter_flags);
  5524. iwl4965_commit_rxon(priv);
  5525. }
  5526. }
  5527. mutex_unlock(&priv->mutex);
  5528. return count;
  5529. }
  5530. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  5531. store_filter_flags);
  5532. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  5533. static ssize_t show_measurement(struct device *d,
  5534. struct device_attribute *attr, char *buf)
  5535. {
  5536. struct iwl_priv *priv = dev_get_drvdata(d);
  5537. struct iwl4965_spectrum_notification measure_report;
  5538. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  5539. u8 *data = (u8 *) & measure_report;
  5540. unsigned long flags;
  5541. spin_lock_irqsave(&priv->lock, flags);
  5542. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  5543. spin_unlock_irqrestore(&priv->lock, flags);
  5544. return 0;
  5545. }
  5546. memcpy(&measure_report, &priv->measure_report, size);
  5547. priv->measurement_status = 0;
  5548. spin_unlock_irqrestore(&priv->lock, flags);
  5549. while (size && (PAGE_SIZE - len)) {
  5550. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  5551. PAGE_SIZE - len, 1);
  5552. len = strlen(buf);
  5553. if (PAGE_SIZE - len)
  5554. buf[len++] = '\n';
  5555. ofs += 16;
  5556. size -= min(size, 16U);
  5557. }
  5558. return len;
  5559. }
  5560. static ssize_t store_measurement(struct device *d,
  5561. struct device_attribute *attr,
  5562. const char *buf, size_t count)
  5563. {
  5564. struct iwl_priv *priv = dev_get_drvdata(d);
  5565. struct ieee80211_measurement_params params = {
  5566. .channel = le16_to_cpu(priv->active_rxon.channel),
  5567. .start_time = cpu_to_le64(priv->last_tsf),
  5568. .duration = cpu_to_le16(1),
  5569. };
  5570. u8 type = IWL_MEASURE_BASIC;
  5571. u8 buffer[32];
  5572. u8 channel;
  5573. if (count) {
  5574. char *p = buffer;
  5575. strncpy(buffer, buf, min(sizeof(buffer), count));
  5576. channel = simple_strtoul(p, NULL, 0);
  5577. if (channel)
  5578. params.channel = channel;
  5579. p = buffer;
  5580. while (*p && *p != ' ')
  5581. p++;
  5582. if (*p)
  5583. type = simple_strtoul(p + 1, NULL, 0);
  5584. }
  5585. IWL_DEBUG_INFO("Invoking measurement of type %d on "
  5586. "channel %d (for '%s')\n", type, params.channel, buf);
  5587. iwl4965_get_measurement(priv, &params, type);
  5588. return count;
  5589. }
  5590. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  5591. show_measurement, store_measurement);
  5592. #endif /* CONFIG_IWL4965_SPECTRUM_MEASUREMENT */
  5593. static ssize_t store_retry_rate(struct device *d,
  5594. struct device_attribute *attr,
  5595. const char *buf, size_t count)
  5596. {
  5597. struct iwl_priv *priv = dev_get_drvdata(d);
  5598. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  5599. if (priv->retry_rate <= 0)
  5600. priv->retry_rate = 1;
  5601. return count;
  5602. }
  5603. static ssize_t show_retry_rate(struct device *d,
  5604. struct device_attribute *attr, char *buf)
  5605. {
  5606. struct iwl_priv *priv = dev_get_drvdata(d);
  5607. return sprintf(buf, "%d", priv->retry_rate);
  5608. }
  5609. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  5610. store_retry_rate);
  5611. static ssize_t store_power_level(struct device *d,
  5612. struct device_attribute *attr,
  5613. const char *buf, size_t count)
  5614. {
  5615. struct iwl_priv *priv = dev_get_drvdata(d);
  5616. int rc;
  5617. int mode;
  5618. mode = simple_strtoul(buf, NULL, 0);
  5619. mutex_lock(&priv->mutex);
  5620. if (!iwl_is_ready(priv)) {
  5621. rc = -EAGAIN;
  5622. goto out;
  5623. }
  5624. rc = iwl_power_set_user_mode(priv, mode);
  5625. if (rc) {
  5626. IWL_DEBUG_MAC80211("failed setting power mode.\n");
  5627. goto out;
  5628. }
  5629. rc = count;
  5630. out:
  5631. mutex_unlock(&priv->mutex);
  5632. return rc;
  5633. }
  5634. #define MAX_WX_STRING 80
  5635. /* Values are in microsecond */
  5636. static const s32 timeout_duration[] = {
  5637. 350000,
  5638. 250000,
  5639. 75000,
  5640. 37000,
  5641. 25000,
  5642. };
  5643. static const s32 period_duration[] = {
  5644. 400000,
  5645. 700000,
  5646. 1000000,
  5647. 1000000,
  5648. 1000000
  5649. };
  5650. static ssize_t show_power_level(struct device *d,
  5651. struct device_attribute *attr, char *buf)
  5652. {
  5653. struct iwl_priv *priv = dev_get_drvdata(d);
  5654. int level = priv->power_data.power_mode;
  5655. char *p = buf;
  5656. p += sprintf(p, "%d ", level);
  5657. switch (level) {
  5658. case IWL_POWER_MODE_CAM:
  5659. case IWL_POWER_AC:
  5660. p += sprintf(p, "(AC)");
  5661. break;
  5662. case IWL_POWER_BATTERY:
  5663. p += sprintf(p, "(BATTERY)");
  5664. break;
  5665. default:
  5666. p += sprintf(p,
  5667. "(Timeout %dms, Period %dms)",
  5668. timeout_duration[level - 1] / 1000,
  5669. period_duration[level - 1] / 1000);
  5670. }
  5671. /*
  5672. if (!(priv->power_mode & IWL_POWER_ENABLED))
  5673. p += sprintf(p, " OFF\n");
  5674. else
  5675. p += sprintf(p, " \n");
  5676. */
  5677. p += sprintf(p, " \n");
  5678. return (p - buf + 1);
  5679. }
  5680. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  5681. store_power_level);
  5682. static ssize_t show_channels(struct device *d,
  5683. struct device_attribute *attr, char *buf)
  5684. {
  5685. /* all this shit doesn't belong into sysfs anyway */
  5686. return 0;
  5687. }
  5688. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  5689. static ssize_t show_statistics(struct device *d,
  5690. struct device_attribute *attr, char *buf)
  5691. {
  5692. struct iwl_priv *priv = dev_get_drvdata(d);
  5693. u32 size = sizeof(struct iwl4965_notif_statistics);
  5694. u32 len = 0, ofs = 0;
  5695. u8 *data = (u8 *) & priv->statistics;
  5696. int rc = 0;
  5697. if (!iwl_is_alive(priv))
  5698. return -EAGAIN;
  5699. mutex_lock(&priv->mutex);
  5700. rc = iwl_send_statistics_request(priv, 0);
  5701. mutex_unlock(&priv->mutex);
  5702. if (rc) {
  5703. len = sprintf(buf,
  5704. "Error sending statistics request: 0x%08X\n", rc);
  5705. return len;
  5706. }
  5707. while (size && (PAGE_SIZE - len)) {
  5708. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  5709. PAGE_SIZE - len, 1);
  5710. len = strlen(buf);
  5711. if (PAGE_SIZE - len)
  5712. buf[len++] = '\n';
  5713. ofs += 16;
  5714. size -= min(size, 16U);
  5715. }
  5716. return len;
  5717. }
  5718. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  5719. static ssize_t show_status(struct device *d,
  5720. struct device_attribute *attr, char *buf)
  5721. {
  5722. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  5723. if (!iwl_is_alive(priv))
  5724. return -EAGAIN;
  5725. return sprintf(buf, "0x%08x\n", (int)priv->status);
  5726. }
  5727. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  5728. static ssize_t dump_error_log(struct device *d,
  5729. struct device_attribute *attr,
  5730. const char *buf, size_t count)
  5731. {
  5732. char *p = (char *)buf;
  5733. if (p[0] == '1')
  5734. iwl4965_dump_nic_error_log((struct iwl_priv *)d->driver_data);
  5735. return strnlen(buf, count);
  5736. }
  5737. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  5738. static ssize_t dump_event_log(struct device *d,
  5739. struct device_attribute *attr,
  5740. const char *buf, size_t count)
  5741. {
  5742. char *p = (char *)buf;
  5743. if (p[0] == '1')
  5744. iwl4965_dump_nic_event_log((struct iwl_priv *)d->driver_data);
  5745. return strnlen(buf, count);
  5746. }
  5747. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  5748. /*****************************************************************************
  5749. *
  5750. * driver setup and teardown
  5751. *
  5752. *****************************************************************************/
  5753. static void iwl4965_setup_deferred_work(struct iwl_priv *priv)
  5754. {
  5755. priv->workqueue = create_workqueue(DRV_NAME);
  5756. init_waitqueue_head(&priv->wait_command_queue);
  5757. INIT_WORK(&priv->up, iwl4965_bg_up);
  5758. INIT_WORK(&priv->restart, iwl4965_bg_restart);
  5759. INIT_WORK(&priv->rx_replenish, iwl4965_bg_rx_replenish);
  5760. INIT_WORK(&priv->scan_completed, iwl4965_bg_scan_completed);
  5761. INIT_WORK(&priv->request_scan, iwl4965_bg_request_scan);
  5762. INIT_WORK(&priv->abort_scan, iwl4965_bg_abort_scan);
  5763. INIT_WORK(&priv->rf_kill, iwl4965_bg_rf_kill);
  5764. INIT_WORK(&priv->beacon_update, iwl4965_bg_beacon_update);
  5765. INIT_DELAYED_WORK(&priv->post_associate, iwl4965_bg_post_associate);
  5766. INIT_DELAYED_WORK(&priv->init_alive_start, iwl4965_bg_init_alive_start);
  5767. INIT_DELAYED_WORK(&priv->alive_start, iwl4965_bg_alive_start);
  5768. INIT_DELAYED_WORK(&priv->scan_check, iwl4965_bg_scan_check);
  5769. iwl4965_hw_setup_deferred_work(priv);
  5770. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  5771. iwl4965_irq_tasklet, (unsigned long)priv);
  5772. }
  5773. static void iwl4965_cancel_deferred_work(struct iwl_priv *priv)
  5774. {
  5775. iwl4965_hw_cancel_deferred_work(priv);
  5776. cancel_delayed_work_sync(&priv->init_alive_start);
  5777. cancel_delayed_work(&priv->scan_check);
  5778. cancel_delayed_work(&priv->alive_start);
  5779. cancel_delayed_work(&priv->post_associate);
  5780. cancel_work_sync(&priv->beacon_update);
  5781. }
  5782. static struct attribute *iwl4965_sysfs_entries[] = {
  5783. &dev_attr_channels.attr,
  5784. &dev_attr_dump_errors.attr,
  5785. &dev_attr_dump_events.attr,
  5786. &dev_attr_flags.attr,
  5787. &dev_attr_filter_flags.attr,
  5788. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  5789. &dev_attr_measurement.attr,
  5790. #endif
  5791. &dev_attr_power_level.attr,
  5792. &dev_attr_retry_rate.attr,
  5793. &dev_attr_rs_window.attr,
  5794. &dev_attr_statistics.attr,
  5795. &dev_attr_status.attr,
  5796. &dev_attr_temperature.attr,
  5797. &dev_attr_tx_power.attr,
  5798. NULL
  5799. };
  5800. static struct attribute_group iwl4965_attribute_group = {
  5801. .name = NULL, /* put in device directory */
  5802. .attrs = iwl4965_sysfs_entries,
  5803. };
  5804. static struct ieee80211_ops iwl4965_hw_ops = {
  5805. .tx = iwl4965_mac_tx,
  5806. .start = iwl4965_mac_start,
  5807. .stop = iwl4965_mac_stop,
  5808. .add_interface = iwl4965_mac_add_interface,
  5809. .remove_interface = iwl4965_mac_remove_interface,
  5810. .config = iwl4965_mac_config,
  5811. .config_interface = iwl4965_mac_config_interface,
  5812. .configure_filter = iwl4965_configure_filter,
  5813. .set_key = iwl4965_mac_set_key,
  5814. .update_tkip_key = iwl4965_mac_update_tkip_key,
  5815. .get_stats = iwl4965_mac_get_stats,
  5816. .get_tx_stats = iwl4965_mac_get_tx_stats,
  5817. .conf_tx = iwl4965_mac_conf_tx,
  5818. .get_tsf = iwl4965_mac_get_tsf,
  5819. .reset_tsf = iwl4965_mac_reset_tsf,
  5820. .beacon_update = iwl4965_mac_beacon_update,
  5821. .bss_info_changed = iwl4965_bss_info_changed,
  5822. #ifdef CONFIG_IWL4965_HT
  5823. .ampdu_action = iwl4965_mac_ampdu_action,
  5824. #endif /* CONFIG_IWL4965_HT */
  5825. .hw_scan = iwl4965_mac_hw_scan
  5826. };
  5827. static int iwl4965_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  5828. {
  5829. int err = 0;
  5830. struct iwl_priv *priv;
  5831. struct ieee80211_hw *hw;
  5832. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  5833. unsigned long flags;
  5834. DECLARE_MAC_BUF(mac);
  5835. /************************
  5836. * 1. Allocating HW data
  5837. ************************/
  5838. /* Disabling hardware scan means that mac80211 will perform scans
  5839. * "the hard way", rather than using device's scan. */
  5840. if (cfg->mod_params->disable_hw_scan) {
  5841. IWL_DEBUG_INFO("Disabling hw_scan\n");
  5842. iwl4965_hw_ops.hw_scan = NULL;
  5843. }
  5844. hw = iwl_alloc_all(cfg, &iwl4965_hw_ops);
  5845. if (!hw) {
  5846. err = -ENOMEM;
  5847. goto out;
  5848. }
  5849. priv = hw->priv;
  5850. /* At this point both hw and priv are allocated. */
  5851. SET_IEEE80211_DEV(hw, &pdev->dev);
  5852. IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
  5853. priv->cfg = cfg;
  5854. priv->pci_dev = pdev;
  5855. #ifdef CONFIG_IWLWIFI_DEBUG
  5856. iwl_debug_level = priv->cfg->mod_params->debug;
  5857. atomic_set(&priv->restrict_refcnt, 0);
  5858. #endif
  5859. /**************************
  5860. * 2. Initializing PCI bus
  5861. **************************/
  5862. if (pci_enable_device(pdev)) {
  5863. err = -ENODEV;
  5864. goto out_ieee80211_free_hw;
  5865. }
  5866. pci_set_master(pdev);
  5867. err = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
  5868. if (!err)
  5869. err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
  5870. if (err) {
  5871. err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  5872. if (!err)
  5873. err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
  5874. /* both attempts failed: */
  5875. if (err) {
  5876. printk(KERN_WARNING "%s: No suitable DMA available.\n",
  5877. DRV_NAME);
  5878. goto out_pci_disable_device;
  5879. }
  5880. }
  5881. err = pci_request_regions(pdev, DRV_NAME);
  5882. if (err)
  5883. goto out_pci_disable_device;
  5884. pci_set_drvdata(pdev, priv);
  5885. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  5886. * PCI Tx retries from interfering with C3 CPU state */
  5887. pci_write_config_byte(pdev, 0x41, 0x00);
  5888. /***********************
  5889. * 3. Read REV register
  5890. ***********************/
  5891. priv->hw_base = pci_iomap(pdev, 0, 0);
  5892. if (!priv->hw_base) {
  5893. err = -ENODEV;
  5894. goto out_pci_release_regions;
  5895. }
  5896. IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
  5897. (unsigned long long) pci_resource_len(pdev, 0));
  5898. IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
  5899. iwl_hw_detect(priv);
  5900. printk(KERN_INFO DRV_NAME
  5901. ": Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  5902. priv->cfg->name, priv->hw_rev);
  5903. /* amp init */
  5904. err = priv->cfg->ops->lib->apm_ops.init(priv);
  5905. if (err < 0) {
  5906. IWL_DEBUG_INFO("Failed to init APMG\n");
  5907. goto out_iounmap;
  5908. }
  5909. /*****************
  5910. * 4. Read EEPROM
  5911. *****************/
  5912. /* Read the EEPROM */
  5913. err = iwl_eeprom_init(priv);
  5914. if (err) {
  5915. IWL_ERROR("Unable to init EEPROM\n");
  5916. goto out_iounmap;
  5917. }
  5918. err = iwl_eeprom_check_version(priv);
  5919. if (err)
  5920. goto out_iounmap;
  5921. /* MAC Address location in EEPROM same for 3945/4965 */
  5922. iwl_eeprom_get_mac(priv, priv->mac_addr);
  5923. IWL_DEBUG_INFO("MAC address: %s\n", print_mac(mac, priv->mac_addr));
  5924. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  5925. /************************
  5926. * 5. Setup HW constants
  5927. ************************/
  5928. /* Device-specific setup */
  5929. if (priv->cfg->ops->lib->set_hw_params(priv)) {
  5930. IWL_ERROR("failed to set hw parameters\n");
  5931. goto out_free_eeprom;
  5932. }
  5933. /*******************
  5934. * 6. Setup hw/priv
  5935. *******************/
  5936. err = iwl_setup(priv);
  5937. if (err)
  5938. goto out_free_eeprom;
  5939. /* At this point both hw and priv are initialized. */
  5940. /**********************************
  5941. * 7. Initialize module parameters
  5942. **********************************/
  5943. /* Disable radio (SW RF KILL) via parameter when loading driver */
  5944. if (priv->cfg->mod_params->disable) {
  5945. set_bit(STATUS_RF_KILL_SW, &priv->status);
  5946. IWL_DEBUG_INFO("Radio disabled.\n");
  5947. }
  5948. if (priv->cfg->mod_params->enable_qos)
  5949. priv->qos_data.qos_enable = 1;
  5950. /********************
  5951. * 8. Setup services
  5952. ********************/
  5953. spin_lock_irqsave(&priv->lock, flags);
  5954. iwl4965_disable_interrupts(priv);
  5955. spin_unlock_irqrestore(&priv->lock, flags);
  5956. err = sysfs_create_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  5957. if (err) {
  5958. IWL_ERROR("failed to create sysfs device attributes\n");
  5959. goto out_free_eeprom;
  5960. }
  5961. err = iwl_dbgfs_register(priv, DRV_NAME);
  5962. if (err) {
  5963. IWL_ERROR("failed to create debugfs files\n");
  5964. goto out_remove_sysfs;
  5965. }
  5966. iwl4965_setup_deferred_work(priv);
  5967. iwl4965_setup_rx_handlers(priv);
  5968. /********************
  5969. * 9. Conclude
  5970. ********************/
  5971. pci_save_state(pdev);
  5972. pci_disable_device(pdev);
  5973. /* notify iwlcore to init */
  5974. iwlcore_low_level_notify(priv, IWLCORE_INIT_EVT);
  5975. return 0;
  5976. out_remove_sysfs:
  5977. sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  5978. out_free_eeprom:
  5979. iwl_eeprom_free(priv);
  5980. out_iounmap:
  5981. pci_iounmap(pdev, priv->hw_base);
  5982. out_pci_release_regions:
  5983. pci_release_regions(pdev);
  5984. pci_set_drvdata(pdev, NULL);
  5985. out_pci_disable_device:
  5986. pci_disable_device(pdev);
  5987. out_ieee80211_free_hw:
  5988. ieee80211_free_hw(priv->hw);
  5989. out:
  5990. return err;
  5991. }
  5992. static void __devexit iwl4965_pci_remove(struct pci_dev *pdev)
  5993. {
  5994. struct iwl_priv *priv = pci_get_drvdata(pdev);
  5995. struct list_head *p, *q;
  5996. int i;
  5997. unsigned long flags;
  5998. if (!priv)
  5999. return;
  6000. IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
  6001. if (priv->mac80211_registered) {
  6002. ieee80211_unregister_hw(priv->hw);
  6003. priv->mac80211_registered = 0;
  6004. }
  6005. set_bit(STATUS_EXIT_PENDING, &priv->status);
  6006. iwl4965_down(priv);
  6007. /* make sure we flush any pending irq or
  6008. * tasklet for the driver
  6009. */
  6010. spin_lock_irqsave(&priv->lock, flags);
  6011. iwl4965_disable_interrupts(priv);
  6012. spin_unlock_irqrestore(&priv->lock, flags);
  6013. iwl_synchronize_irq(priv);
  6014. /* Free MAC hash list for ADHOC */
  6015. for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) {
  6016. list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) {
  6017. list_del(p);
  6018. kfree(list_entry(p, struct iwl4965_ibss_seq, list));
  6019. }
  6020. }
  6021. iwlcore_low_level_notify(priv, IWLCORE_REMOVE_EVT);
  6022. iwl_dbgfs_unregister(priv);
  6023. sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  6024. iwl4965_dealloc_ucode_pci(priv);
  6025. if (priv->rxq.bd)
  6026. iwl4965_rx_queue_free(priv, &priv->rxq);
  6027. iwl4965_hw_txq_ctx_free(priv);
  6028. iwlcore_clear_stations_table(priv);
  6029. iwl_eeprom_free(priv);
  6030. /*netif_stop_queue(dev); */
  6031. flush_workqueue(priv->workqueue);
  6032. /* ieee80211_unregister_hw calls iwl4965_mac_stop, which flushes
  6033. * priv->workqueue... so we can't take down the workqueue
  6034. * until now... */
  6035. destroy_workqueue(priv->workqueue);
  6036. priv->workqueue = NULL;
  6037. pci_iounmap(pdev, priv->hw_base);
  6038. pci_release_regions(pdev);
  6039. pci_disable_device(pdev);
  6040. pci_set_drvdata(pdev, NULL);
  6041. iwl_free_channel_map(priv);
  6042. iwlcore_free_geos(priv);
  6043. if (priv->ibss_beacon)
  6044. dev_kfree_skb(priv->ibss_beacon);
  6045. ieee80211_free_hw(priv->hw);
  6046. }
  6047. #ifdef CONFIG_PM
  6048. static int iwl4965_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  6049. {
  6050. struct iwl_priv *priv = pci_get_drvdata(pdev);
  6051. if (priv->is_open) {
  6052. set_bit(STATUS_IN_SUSPEND, &priv->status);
  6053. iwl4965_mac_stop(priv->hw);
  6054. priv->is_open = 1;
  6055. }
  6056. pci_set_power_state(pdev, PCI_D3hot);
  6057. return 0;
  6058. }
  6059. static int iwl4965_pci_resume(struct pci_dev *pdev)
  6060. {
  6061. struct iwl_priv *priv = pci_get_drvdata(pdev);
  6062. pci_set_power_state(pdev, PCI_D0);
  6063. if (priv->is_open)
  6064. iwl4965_mac_start(priv->hw);
  6065. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  6066. return 0;
  6067. }
  6068. #endif /* CONFIG_PM */
  6069. /*****************************************************************************
  6070. *
  6071. * driver and module entry point
  6072. *
  6073. *****************************************************************************/
  6074. /* Hardware specific file defines the PCI IDs table for that hardware module */
  6075. static struct pci_device_id iwl_hw_card_ids[] = {
  6076. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  6077. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  6078. #ifdef CONFIG_IWL5000
  6079. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  6080. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  6081. {IWL_PCI_DEVICE(0x423A, PCI_ANY_ID, iwl5350_agn_cfg)},
  6082. #endif /* CONFIG_IWL5000 */
  6083. {0}
  6084. };
  6085. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  6086. static struct pci_driver iwl_driver = {
  6087. .name = DRV_NAME,
  6088. .id_table = iwl_hw_card_ids,
  6089. .probe = iwl4965_pci_probe,
  6090. .remove = __devexit_p(iwl4965_pci_remove),
  6091. #ifdef CONFIG_PM
  6092. .suspend = iwl4965_pci_suspend,
  6093. .resume = iwl4965_pci_resume,
  6094. #endif
  6095. };
  6096. static int __init iwl4965_init(void)
  6097. {
  6098. int ret;
  6099. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  6100. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  6101. ret = iwl4965_rate_control_register();
  6102. if (ret) {
  6103. IWL_ERROR("Unable to register rate control algorithm: %d\n", ret);
  6104. return ret;
  6105. }
  6106. ret = pci_register_driver(&iwl_driver);
  6107. if (ret) {
  6108. IWL_ERROR("Unable to initialize PCI module\n");
  6109. goto error_register;
  6110. }
  6111. #ifdef CONFIG_IWLWIFI_DEBUG
  6112. ret = driver_create_file(&iwl_driver.driver, &driver_attr_debug_level);
  6113. if (ret) {
  6114. IWL_ERROR("Unable to create driver sysfs file\n");
  6115. goto error_debug;
  6116. }
  6117. #endif
  6118. return ret;
  6119. #ifdef CONFIG_IWLWIFI_DEBUG
  6120. error_debug:
  6121. pci_unregister_driver(&iwl_driver);
  6122. #endif
  6123. error_register:
  6124. iwl4965_rate_control_unregister();
  6125. return ret;
  6126. }
  6127. static void __exit iwl4965_exit(void)
  6128. {
  6129. #ifdef CONFIG_IWLWIFI_DEBUG
  6130. driver_remove_file(&iwl_driver.driver, &driver_attr_debug_level);
  6131. #endif
  6132. pci_unregister_driver(&iwl_driver);
  6133. iwl4965_rate_control_unregister();
  6134. }
  6135. module_exit(iwl4965_exit);
  6136. module_init(iwl4965_init);