irqinit_32.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. #include <linux/errno.h>
  2. #include <linux/signal.h>
  3. #include <linux/sched.h>
  4. #include <linux/ioport.h>
  5. #include <linux/interrupt.h>
  6. #include <linux/slab.h>
  7. #include <linux/random.h>
  8. #include <linux/init.h>
  9. #include <linux/kernel_stat.h>
  10. #include <linux/sysdev.h>
  11. #include <linux/bitops.h>
  12. #include <linux/io.h>
  13. #include <linux/delay.h>
  14. #include <asm/atomic.h>
  15. #include <asm/system.h>
  16. #include <asm/timer.h>
  17. #include <asm/pgtable.h>
  18. #include <asm/desc.h>
  19. #include <asm/apic.h>
  20. #include <asm/arch_hooks.h>
  21. #include <asm/i8259.h>
  22. #include <asm/traps.h>
  23. /*
  24. * Note that on a 486, we don't want to do a SIGFPE on an irq13
  25. * as the irq is unreliable, and exception 16 works correctly
  26. * (ie as explained in the intel literature). On a 386, you
  27. * can't use exception 16 due to bad IBM design, so we have to
  28. * rely on the less exact irq13.
  29. *
  30. * Careful.. Not only is IRQ13 unreliable, but it is also
  31. * leads to races. IBM designers who came up with it should
  32. * be shot.
  33. */
  34. static irqreturn_t math_error_irq(int cpl, void *dev_id)
  35. {
  36. outb(0, 0xF0);
  37. if (ignore_fpu_irq || !boot_cpu_data.hard_math)
  38. return IRQ_NONE;
  39. math_error((void __user *)get_irq_regs()->ip);
  40. return IRQ_HANDLED;
  41. }
  42. /*
  43. * New motherboards sometimes make IRQ 13 be a PCI interrupt,
  44. * so allow interrupt sharing.
  45. */
  46. static struct irqaction fpu_irq = {
  47. .handler = math_error_irq,
  48. .mask = CPU_MASK_NONE,
  49. .name = "fpu",
  50. };
  51. void __init init_ISA_irqs(void)
  52. {
  53. int i;
  54. #ifdef CONFIG_X86_LOCAL_APIC
  55. init_bsp_APIC();
  56. #endif
  57. init_8259A(0);
  58. /*
  59. * 16 old-style INTA-cycle interrupts:
  60. */
  61. for (i = 0; i < NR_IRQS_LEGACY; i++) {
  62. struct irq_desc *desc = irq_to_desc(i);
  63. desc->status = IRQ_DISABLED;
  64. desc->action = NULL;
  65. desc->depth = 1;
  66. set_irq_chip_and_handler_name(i, &i8259A_chip,
  67. handle_level_irq, "XT");
  68. }
  69. }
  70. DEFINE_PER_CPU(vector_irq_t, vector_irq) = {
  71. [0 ... IRQ0_VECTOR - 1] = -1,
  72. [IRQ0_VECTOR] = 0,
  73. [IRQ1_VECTOR] = 1,
  74. [IRQ2_VECTOR] = 2,
  75. [IRQ3_VECTOR] = 3,
  76. [IRQ4_VECTOR] = 4,
  77. [IRQ5_VECTOR] = 5,
  78. [IRQ6_VECTOR] = 6,
  79. [IRQ7_VECTOR] = 7,
  80. [IRQ8_VECTOR] = 8,
  81. [IRQ9_VECTOR] = 9,
  82. [IRQ10_VECTOR] = 10,
  83. [IRQ11_VECTOR] = 11,
  84. [IRQ12_VECTOR] = 12,
  85. [IRQ13_VECTOR] = 13,
  86. [IRQ14_VECTOR] = 14,
  87. [IRQ15_VECTOR] = 15,
  88. [IRQ15_VECTOR + 1 ... NR_VECTORS - 1] = -1
  89. };
  90. int vector_used_by_percpu_irq(unsigned int vector)
  91. {
  92. int cpu;
  93. for_each_online_cpu(cpu) {
  94. if (per_cpu(vector_irq, cpu)[vector] != -1)
  95. return 1;
  96. }
  97. return 0;
  98. }
  99. /* Overridden in paravirt.c */
  100. void init_IRQ(void) __attribute__((weak, alias("native_init_IRQ")));
  101. void __init native_init_IRQ(void)
  102. {
  103. int i;
  104. /* all the set up before the call gates are initialised */
  105. pre_intr_init_hook();
  106. /*
  107. * Cover the whole vector space, no vector can escape
  108. * us. (some of these will be overridden and become
  109. * 'special' SMP interrupts)
  110. */
  111. for (i = FIRST_EXTERNAL_VECTOR; i < NR_VECTORS; i++) {
  112. /* SYSCALL_VECTOR was reserved in trap_init. */
  113. if (i != SYSCALL_VECTOR)
  114. set_intr_gate(i, interrupt[i-FIRST_EXTERNAL_VECTOR]);
  115. }
  116. #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_SMP)
  117. /*
  118. * The reschedule interrupt is a CPU-to-CPU reschedule-helper
  119. * IPI, driven by wakeup.
  120. */
  121. alloc_intr_gate(RESCHEDULE_VECTOR, reschedule_interrupt);
  122. /* IPI for invalidation */
  123. alloc_intr_gate(INVALIDATE_TLB_VECTOR, invalidate_interrupt);
  124. /* IPI for generic function call */
  125. alloc_intr_gate(CALL_FUNCTION_VECTOR, call_function_interrupt);
  126. /* IPI for single call function */
  127. alloc_intr_gate(CALL_FUNCTION_SINGLE_VECTOR,
  128. call_function_single_interrupt);
  129. /* Low priority IPI to cleanup after moving an irq */
  130. set_intr_gate(IRQ_MOVE_CLEANUP_VECTOR, irq_move_cleanup_interrupt);
  131. set_bit(IRQ_MOVE_CLEANUP_VECTOR, used_vectors);
  132. #endif
  133. #ifdef CONFIG_X86_LOCAL_APIC
  134. /* self generated IPI for local APIC timer */
  135. alloc_intr_gate(LOCAL_TIMER_VECTOR, apic_timer_interrupt);
  136. /* IPI vectors for APIC spurious and error interrupts */
  137. alloc_intr_gate(SPURIOUS_APIC_VECTOR, spurious_interrupt);
  138. alloc_intr_gate(ERROR_APIC_VECTOR, error_interrupt);
  139. #endif
  140. #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_MCE_P4THERMAL)
  141. /* thermal monitor LVT interrupt */
  142. alloc_intr_gate(THERMAL_APIC_VECTOR, thermal_interrupt);
  143. #endif
  144. /* setup after call gates are initialised (usually add in
  145. * the architecture specific gates)
  146. */
  147. intr_init_hook();
  148. /*
  149. * External FPU? Set up irq13 if so, for
  150. * original braindamaged IBM FERR coupling.
  151. */
  152. if (boot_cpu_data.hard_math && !cpu_has_fpu)
  153. setup_irq(FPU_IRQ, &fpu_irq);
  154. irq_ctx_init(smp_processor_id());
  155. }