ad7887.c 8.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358
  1. /*
  2. * AD7887 SPI ADC driver
  3. *
  4. * Copyright 2010-2011 Analog Devices Inc.
  5. *
  6. * Licensed under the GPL-2.
  7. */
  8. #include <linux/device.h>
  9. #include <linux/kernel.h>
  10. #include <linux/slab.h>
  11. #include <linux/sysfs.h>
  12. #include <linux/spi/spi.h>
  13. #include <linux/regulator/consumer.h>
  14. #include <linux/err.h>
  15. #include <linux/module.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/iio/iio.h>
  18. #include <linux/iio/sysfs.h>
  19. #include <linux/iio/buffer.h>
  20. #include <linux/iio/trigger_consumer.h>
  21. #include <linux/iio/triggered_buffer.h>
  22. #include <linux/platform_data/ad7887.h>
  23. #define AD7887_REF_DIS (1 << 5) /* on-chip reference disable */
  24. #define AD7887_DUAL (1 << 4) /* dual-channel mode */
  25. #define AD7887_CH_AIN1 (1 << 3) /* convert on channel 1, DUAL=1 */
  26. #define AD7887_CH_AIN0 (0 << 3) /* convert on channel 0, DUAL=0,1 */
  27. #define AD7887_PM_MODE1 (0) /* CS based shutdown */
  28. #define AD7887_PM_MODE2 (1) /* full on */
  29. #define AD7887_PM_MODE3 (2) /* auto shutdown after conversion */
  30. #define AD7887_PM_MODE4 (3) /* standby mode */
  31. enum ad7887_channels {
  32. AD7887_CH0,
  33. AD7887_CH0_CH1,
  34. AD7887_CH1,
  35. };
  36. #define RES_MASK(bits) ((1 << (bits)) - 1)
  37. /**
  38. * struct ad7887_chip_info - chip specifc information
  39. * @int_vref_mv: the internal reference voltage
  40. * @channel: channel specification
  41. */
  42. struct ad7887_chip_info {
  43. u16 int_vref_mv;
  44. struct iio_chan_spec channel[3];
  45. };
  46. struct ad7887_state {
  47. struct spi_device *spi;
  48. const struct ad7887_chip_info *chip_info;
  49. struct regulator *reg;
  50. struct spi_transfer xfer[4];
  51. struct spi_message msg[3];
  52. struct spi_message *ring_msg;
  53. unsigned char tx_cmd_buf[4];
  54. /*
  55. * DMA (thus cache coherency maintenance) requires the
  56. * transfer buffers to live in their own cache lines.
  57. * Buffer needs to be large enough to hold two 16 bit samples and a
  58. * 64 bit aligned 64 bit timestamp.
  59. */
  60. unsigned char data[ALIGN(4, sizeof(s64)) + sizeof(s64)]
  61. ____cacheline_aligned;
  62. };
  63. enum ad7887_supported_device_ids {
  64. ID_AD7887
  65. };
  66. static int ad7887_ring_preenable(struct iio_dev *indio_dev)
  67. {
  68. struct ad7887_state *st = iio_priv(indio_dev);
  69. /* We know this is a single long so can 'cheat' */
  70. switch (*indio_dev->active_scan_mask) {
  71. case (1 << 0):
  72. st->ring_msg = &st->msg[AD7887_CH0];
  73. break;
  74. case (1 << 1):
  75. st->ring_msg = &st->msg[AD7887_CH1];
  76. /* Dummy read: push CH1 setting down to hardware */
  77. spi_sync(st->spi, st->ring_msg);
  78. break;
  79. case ((1 << 1) | (1 << 0)):
  80. st->ring_msg = &st->msg[AD7887_CH0_CH1];
  81. break;
  82. }
  83. return 0;
  84. }
  85. static int ad7887_ring_postdisable(struct iio_dev *indio_dev)
  86. {
  87. struct ad7887_state *st = iio_priv(indio_dev);
  88. /* dummy read: restore default CH0 settin */
  89. return spi_sync(st->spi, &st->msg[AD7887_CH0]);
  90. }
  91. /**
  92. * ad7887_trigger_handler() bh of trigger launched polling to ring buffer
  93. *
  94. * Currently there is no option in this driver to disable the saving of
  95. * timestamps within the ring.
  96. **/
  97. static irqreturn_t ad7887_trigger_handler(int irq, void *p)
  98. {
  99. struct iio_poll_func *pf = p;
  100. struct iio_dev *indio_dev = pf->indio_dev;
  101. struct ad7887_state *st = iio_priv(indio_dev);
  102. int b_sent;
  103. b_sent = spi_sync(st->spi, st->ring_msg);
  104. if (b_sent)
  105. goto done;
  106. iio_push_to_buffers_with_timestamp(indio_dev, st->data,
  107. iio_get_time_ns());
  108. done:
  109. iio_trigger_notify_done(indio_dev->trig);
  110. return IRQ_HANDLED;
  111. }
  112. static const struct iio_buffer_setup_ops ad7887_ring_setup_ops = {
  113. .preenable = &ad7887_ring_preenable,
  114. .postenable = &iio_triggered_buffer_postenable,
  115. .predisable = &iio_triggered_buffer_predisable,
  116. .postdisable = &ad7887_ring_postdisable,
  117. };
  118. static int ad7887_scan_direct(struct ad7887_state *st, unsigned ch)
  119. {
  120. int ret = spi_sync(st->spi, &st->msg[ch]);
  121. if (ret)
  122. return ret;
  123. return (st->data[(ch * 2)] << 8) | st->data[(ch * 2) + 1];
  124. }
  125. static int ad7887_read_raw(struct iio_dev *indio_dev,
  126. struct iio_chan_spec const *chan,
  127. int *val,
  128. int *val2,
  129. long m)
  130. {
  131. int ret;
  132. struct ad7887_state *st = iio_priv(indio_dev);
  133. switch (m) {
  134. case IIO_CHAN_INFO_RAW:
  135. mutex_lock(&indio_dev->mlock);
  136. if (iio_buffer_enabled(indio_dev))
  137. ret = -EBUSY;
  138. else
  139. ret = ad7887_scan_direct(st, chan->address);
  140. mutex_unlock(&indio_dev->mlock);
  141. if (ret < 0)
  142. return ret;
  143. *val = ret >> chan->scan_type.shift;
  144. *val &= RES_MASK(chan->scan_type.realbits);
  145. return IIO_VAL_INT;
  146. case IIO_CHAN_INFO_SCALE:
  147. if (st->reg) {
  148. *val = regulator_get_voltage(st->reg);
  149. if (*val < 0)
  150. return *val;
  151. *val /= 1000;
  152. } else {
  153. *val = st->chip_info->int_vref_mv;
  154. }
  155. *val2 = chan->scan_type.realbits;
  156. return IIO_VAL_FRACTIONAL_LOG2;
  157. }
  158. return -EINVAL;
  159. }
  160. static const struct ad7887_chip_info ad7887_chip_info_tbl[] = {
  161. /*
  162. * More devices added in future
  163. */
  164. [ID_AD7887] = {
  165. .channel[0] = {
  166. .type = IIO_VOLTAGE,
  167. .indexed = 1,
  168. .channel = 1,
  169. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW),
  170. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE),
  171. .address = 1,
  172. .scan_index = 1,
  173. .scan_type = IIO_ST('u', 12, 16, 0),
  174. },
  175. .channel[1] = {
  176. .type = IIO_VOLTAGE,
  177. .indexed = 1,
  178. .channel = 0,
  179. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW),
  180. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE),
  181. .address = 0,
  182. .scan_index = 0,
  183. .scan_type = IIO_ST('u', 12, 16, 0),
  184. },
  185. .channel[2] = IIO_CHAN_SOFT_TIMESTAMP(2),
  186. .int_vref_mv = 2500,
  187. },
  188. };
  189. static const struct iio_info ad7887_info = {
  190. .read_raw = &ad7887_read_raw,
  191. .driver_module = THIS_MODULE,
  192. };
  193. static int ad7887_probe(struct spi_device *spi)
  194. {
  195. struct ad7887_platform_data *pdata = spi->dev.platform_data;
  196. struct ad7887_state *st;
  197. struct iio_dev *indio_dev;
  198. uint8_t mode;
  199. int ret;
  200. indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));
  201. if (indio_dev == NULL)
  202. return -ENOMEM;
  203. st = iio_priv(indio_dev);
  204. if (!pdata || !pdata->use_onchip_ref) {
  205. st->reg = devm_regulator_get(&spi->dev, "vref");
  206. if (IS_ERR(st->reg))
  207. return PTR_ERR(st->reg);
  208. ret = regulator_enable(st->reg);
  209. if (ret)
  210. return ret;
  211. }
  212. st->chip_info =
  213. &ad7887_chip_info_tbl[spi_get_device_id(spi)->driver_data];
  214. spi_set_drvdata(spi, indio_dev);
  215. st->spi = spi;
  216. /* Estabilish that the iio_dev is a child of the spi device */
  217. indio_dev->dev.parent = &spi->dev;
  218. indio_dev->name = spi_get_device_id(spi)->name;
  219. indio_dev->info = &ad7887_info;
  220. indio_dev->modes = INDIO_DIRECT_MODE;
  221. /* Setup default message */
  222. mode = AD7887_PM_MODE4;
  223. if (!pdata || !pdata->use_onchip_ref)
  224. mode |= AD7887_REF_DIS;
  225. if (pdata && pdata->en_dual)
  226. mode |= AD7887_DUAL;
  227. st->tx_cmd_buf[0] = AD7887_CH_AIN0 | mode;
  228. st->xfer[0].rx_buf = &st->data[0];
  229. st->xfer[0].tx_buf = &st->tx_cmd_buf[0];
  230. st->xfer[0].len = 2;
  231. spi_message_init(&st->msg[AD7887_CH0]);
  232. spi_message_add_tail(&st->xfer[0], &st->msg[AD7887_CH0]);
  233. if (pdata && pdata->en_dual) {
  234. st->tx_cmd_buf[2] = AD7887_CH_AIN1 | mode;
  235. st->xfer[1].rx_buf = &st->data[0];
  236. st->xfer[1].tx_buf = &st->tx_cmd_buf[2];
  237. st->xfer[1].len = 2;
  238. st->xfer[2].rx_buf = &st->data[2];
  239. st->xfer[2].tx_buf = &st->tx_cmd_buf[0];
  240. st->xfer[2].len = 2;
  241. spi_message_init(&st->msg[AD7887_CH0_CH1]);
  242. spi_message_add_tail(&st->xfer[1], &st->msg[AD7887_CH0_CH1]);
  243. spi_message_add_tail(&st->xfer[2], &st->msg[AD7887_CH0_CH1]);
  244. st->xfer[3].rx_buf = &st->data[2];
  245. st->xfer[3].tx_buf = &st->tx_cmd_buf[2];
  246. st->xfer[3].len = 2;
  247. spi_message_init(&st->msg[AD7887_CH1]);
  248. spi_message_add_tail(&st->xfer[3], &st->msg[AD7887_CH1]);
  249. indio_dev->channels = st->chip_info->channel;
  250. indio_dev->num_channels = 3;
  251. } else {
  252. indio_dev->channels = &st->chip_info->channel[1];
  253. indio_dev->num_channels = 2;
  254. }
  255. ret = iio_triggered_buffer_setup(indio_dev, &iio_pollfunc_store_time,
  256. &ad7887_trigger_handler, &ad7887_ring_setup_ops);
  257. if (ret)
  258. goto error_disable_reg;
  259. ret = iio_device_register(indio_dev);
  260. if (ret)
  261. goto error_unregister_ring;
  262. return 0;
  263. error_unregister_ring:
  264. iio_triggered_buffer_cleanup(indio_dev);
  265. error_disable_reg:
  266. if (st->reg)
  267. regulator_disable(st->reg);
  268. return ret;
  269. }
  270. static int ad7887_remove(struct spi_device *spi)
  271. {
  272. struct iio_dev *indio_dev = spi_get_drvdata(spi);
  273. struct ad7887_state *st = iio_priv(indio_dev);
  274. iio_device_unregister(indio_dev);
  275. iio_triggered_buffer_cleanup(indio_dev);
  276. if (st->reg)
  277. regulator_disable(st->reg);
  278. return 0;
  279. }
  280. static const struct spi_device_id ad7887_id[] = {
  281. {"ad7887", ID_AD7887},
  282. {}
  283. };
  284. MODULE_DEVICE_TABLE(spi, ad7887_id);
  285. static struct spi_driver ad7887_driver = {
  286. .driver = {
  287. .name = "ad7887",
  288. .owner = THIS_MODULE,
  289. },
  290. .probe = ad7887_probe,
  291. .remove = ad7887_remove,
  292. .id_table = ad7887_id,
  293. };
  294. module_spi_driver(ad7887_driver);
  295. MODULE_AUTHOR("Michael Hennerich <hennerich@blackfin.uclinux.org>");
  296. MODULE_DESCRIPTION("Analog Devices AD7887 ADC");
  297. MODULE_LICENSE("GPL v2");