iwl-agn.c 117 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #define DRV_NAME "iwlagn"
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-calib.h"
  52. #include "iwl-agn.h"
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  62. #ifdef CONFIG_IWLWIFI_DEBUG
  63. #define VD "d"
  64. #else
  65. #define VD
  66. #endif
  67. #define DRV_VERSION IWLWIFI_VERSION VD
  68. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  69. MODULE_VERSION(DRV_VERSION);
  70. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  71. MODULE_LICENSE("GPL");
  72. MODULE_ALIAS("iwl4965");
  73. /**
  74. * iwl_commit_rxon - commit staging_rxon to hardware
  75. *
  76. * The RXON command in staging_rxon is committed to the hardware and
  77. * the active_rxon structure is updated with the new data. This
  78. * function correctly transitions out of the RXON_ASSOC_MSK state if
  79. * a HW tune is required based on the RXON structure changes.
  80. */
  81. int iwl_commit_rxon(struct iwl_priv *priv)
  82. {
  83. /* cast away the const for active_rxon in this function */
  84. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  85. int ret;
  86. bool new_assoc =
  87. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  88. if (!iwl_is_alive(priv))
  89. return -EBUSY;
  90. /* always get timestamp with Rx frame */
  91. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  92. ret = iwl_check_rxon_cmd(priv);
  93. if (ret) {
  94. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  95. return -EINVAL;
  96. }
  97. /*
  98. * receive commit_rxon request
  99. * abort any previous channel switch if still in process
  100. */
  101. if (priv->switch_rxon.switch_in_progress &&
  102. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  103. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  104. le16_to_cpu(priv->switch_rxon.channel));
  105. priv->switch_rxon.switch_in_progress = false;
  106. }
  107. /* If we don't need to send a full RXON, we can use
  108. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  109. * and other flags for the current radio configuration. */
  110. if (!iwl_full_rxon_required(priv)) {
  111. ret = iwl_send_rxon_assoc(priv);
  112. if (ret) {
  113. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  114. return ret;
  115. }
  116. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  117. iwl_print_rx_config_cmd(priv);
  118. return 0;
  119. }
  120. /* If we are currently associated and the new config requires
  121. * an RXON_ASSOC and the new config wants the associated mask enabled,
  122. * we must clear the associated from the active configuration
  123. * before we apply the new config */
  124. if (iwl_is_associated(priv) && new_assoc) {
  125. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  126. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  127. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  128. sizeof(struct iwl_rxon_cmd),
  129. &priv->active_rxon);
  130. /* If the mask clearing failed then we set
  131. * active_rxon back to what it was previously */
  132. if (ret) {
  133. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  134. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  135. return ret;
  136. }
  137. iwl_clear_ucode_stations(priv);
  138. iwl_restore_stations(priv);
  139. ret = iwl_restore_default_wep_keys(priv);
  140. if (ret) {
  141. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  142. return ret;
  143. }
  144. }
  145. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  146. "* with%s RXON_FILTER_ASSOC_MSK\n"
  147. "* channel = %d\n"
  148. "* bssid = %pM\n",
  149. (new_assoc ? "" : "out"),
  150. le16_to_cpu(priv->staging_rxon.channel),
  151. priv->staging_rxon.bssid_addr);
  152. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  153. /* Apply the new configuration
  154. * RXON unassoc clears the station table in uCode so restoration of
  155. * stations is needed after it (the RXON command) completes
  156. */
  157. if (!new_assoc) {
  158. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  159. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  160. if (ret) {
  161. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  162. return ret;
  163. }
  164. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  165. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  166. iwl_clear_ucode_stations(priv);
  167. iwl_restore_stations(priv);
  168. ret = iwl_restore_default_wep_keys(priv);
  169. if (ret) {
  170. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  171. return ret;
  172. }
  173. }
  174. priv->start_calib = 0;
  175. if (new_assoc) {
  176. /*
  177. * allow CTS-to-self if possible for new association.
  178. * this is relevant only for 5000 series and up,
  179. * but will not damage 4965
  180. */
  181. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  182. /* Apply the new configuration
  183. * RXON assoc doesn't clear the station table in uCode,
  184. */
  185. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  186. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  187. if (ret) {
  188. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  189. return ret;
  190. }
  191. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  192. }
  193. iwl_print_rx_config_cmd(priv);
  194. iwl_init_sensitivity(priv);
  195. /* If we issue a new RXON command which required a tune then we must
  196. * send a new TXPOWER command or we won't be able to Tx any frames */
  197. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  198. if (ret) {
  199. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  200. return ret;
  201. }
  202. return 0;
  203. }
  204. void iwl_update_chain_flags(struct iwl_priv *priv)
  205. {
  206. if (priv->cfg->ops->hcmd->set_rxon_chain)
  207. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  208. iwlcore_commit_rxon(priv);
  209. }
  210. static void iwl_clear_free_frames(struct iwl_priv *priv)
  211. {
  212. struct list_head *element;
  213. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  214. priv->frames_count);
  215. while (!list_empty(&priv->free_frames)) {
  216. element = priv->free_frames.next;
  217. list_del(element);
  218. kfree(list_entry(element, struct iwl_frame, list));
  219. priv->frames_count--;
  220. }
  221. if (priv->frames_count) {
  222. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  223. priv->frames_count);
  224. priv->frames_count = 0;
  225. }
  226. }
  227. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  228. {
  229. struct iwl_frame *frame;
  230. struct list_head *element;
  231. if (list_empty(&priv->free_frames)) {
  232. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  233. if (!frame) {
  234. IWL_ERR(priv, "Could not allocate frame!\n");
  235. return NULL;
  236. }
  237. priv->frames_count++;
  238. return frame;
  239. }
  240. element = priv->free_frames.next;
  241. list_del(element);
  242. return list_entry(element, struct iwl_frame, list);
  243. }
  244. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  245. {
  246. memset(frame, 0, sizeof(*frame));
  247. list_add(&frame->list, &priv->free_frames);
  248. }
  249. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  250. struct ieee80211_hdr *hdr,
  251. int left)
  252. {
  253. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  254. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  255. (priv->iw_mode != NL80211_IFTYPE_AP)))
  256. return 0;
  257. if (priv->ibss_beacon->len > left)
  258. return 0;
  259. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  260. return priv->ibss_beacon->len;
  261. }
  262. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  263. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  264. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  265. u8 *beacon, u32 frame_size)
  266. {
  267. u16 tim_idx;
  268. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  269. /*
  270. * The index is relative to frame start but we start looking at the
  271. * variable-length part of the beacon.
  272. */
  273. tim_idx = mgmt->u.beacon.variable - beacon;
  274. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  275. while ((tim_idx < (frame_size - 2)) &&
  276. (beacon[tim_idx] != WLAN_EID_TIM))
  277. tim_idx += beacon[tim_idx+1] + 2;
  278. /* If TIM field was found, set variables */
  279. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  280. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  281. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  282. } else
  283. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  284. }
  285. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  286. struct iwl_frame *frame)
  287. {
  288. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  289. u32 frame_size;
  290. u32 rate_flags;
  291. u32 rate;
  292. /*
  293. * We have to set up the TX command, the TX Beacon command, and the
  294. * beacon contents.
  295. */
  296. /* Initialize memory */
  297. tx_beacon_cmd = &frame->u.beacon;
  298. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  299. /* Set up TX beacon contents */
  300. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  301. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  302. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  303. return 0;
  304. /* Set up TX command fields */
  305. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  306. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  307. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  308. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  309. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  310. /* Set up TX beacon command fields */
  311. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  312. frame_size);
  313. /* Set up packet rate and flags */
  314. rate = iwl_rate_get_lowest_plcp(priv);
  315. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  316. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  317. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  318. rate_flags |= RATE_MCS_CCK_MSK;
  319. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  320. rate_flags);
  321. return sizeof(*tx_beacon_cmd) + frame_size;
  322. }
  323. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  324. {
  325. struct iwl_frame *frame;
  326. unsigned int frame_size;
  327. int rc;
  328. frame = iwl_get_free_frame(priv);
  329. if (!frame) {
  330. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  331. "command.\n");
  332. return -ENOMEM;
  333. }
  334. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  335. if (!frame_size) {
  336. IWL_ERR(priv, "Error configuring the beacon command\n");
  337. iwl_free_frame(priv, frame);
  338. return -EINVAL;
  339. }
  340. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  341. &frame->u.cmd[0]);
  342. iwl_free_frame(priv, frame);
  343. return rc;
  344. }
  345. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  346. {
  347. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  348. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  349. if (sizeof(dma_addr_t) > sizeof(u32))
  350. addr |=
  351. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  352. return addr;
  353. }
  354. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  355. {
  356. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  357. return le16_to_cpu(tb->hi_n_len) >> 4;
  358. }
  359. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  360. dma_addr_t addr, u16 len)
  361. {
  362. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  363. u16 hi_n_len = len << 4;
  364. put_unaligned_le32(addr, &tb->lo);
  365. if (sizeof(dma_addr_t) > sizeof(u32))
  366. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  367. tb->hi_n_len = cpu_to_le16(hi_n_len);
  368. tfd->num_tbs = idx + 1;
  369. }
  370. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  371. {
  372. return tfd->num_tbs & 0x1f;
  373. }
  374. /**
  375. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  376. * @priv - driver private data
  377. * @txq - tx queue
  378. *
  379. * Does NOT advance any TFD circular buffer read/write indexes
  380. * Does NOT free the TFD itself (which is within circular buffer)
  381. */
  382. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  383. {
  384. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  385. struct iwl_tfd *tfd;
  386. struct pci_dev *dev = priv->pci_dev;
  387. int index = txq->q.read_ptr;
  388. int i;
  389. int num_tbs;
  390. tfd = &tfd_tmp[index];
  391. /* Sanity check on number of chunks */
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  395. /* @todo issue fatal error, it is quite serious situation */
  396. return;
  397. }
  398. /* Unmap tx_cmd */
  399. if (num_tbs)
  400. pci_unmap_single(dev,
  401. pci_unmap_addr(&txq->meta[index], mapping),
  402. pci_unmap_len(&txq->meta[index], len),
  403. PCI_DMA_BIDIRECTIONAL);
  404. /* Unmap chunks, if any. */
  405. for (i = 1; i < num_tbs; i++) {
  406. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  407. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  408. if (txq->txb) {
  409. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  410. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  411. }
  412. }
  413. }
  414. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  415. struct iwl_tx_queue *txq,
  416. dma_addr_t addr, u16 len,
  417. u8 reset, u8 pad)
  418. {
  419. struct iwl_queue *q;
  420. struct iwl_tfd *tfd, *tfd_tmp;
  421. u32 num_tbs;
  422. q = &txq->q;
  423. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  424. tfd = &tfd_tmp[q->write_ptr];
  425. if (reset)
  426. memset(tfd, 0, sizeof(*tfd));
  427. num_tbs = iwl_tfd_get_num_tbs(tfd);
  428. /* Each TFD can point to a maximum 20 Tx buffers */
  429. if (num_tbs >= IWL_NUM_OF_TBS) {
  430. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  431. IWL_NUM_OF_TBS);
  432. return -EINVAL;
  433. }
  434. BUG_ON(addr & ~DMA_BIT_MASK(36));
  435. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  436. IWL_ERR(priv, "Unaligned address = %llx\n",
  437. (unsigned long long)addr);
  438. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  439. return 0;
  440. }
  441. /*
  442. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  443. * given Tx queue, and enable the DMA channel used for that queue.
  444. *
  445. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  446. * channels supported in hardware.
  447. */
  448. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  449. struct iwl_tx_queue *txq)
  450. {
  451. int txq_id = txq->q.id;
  452. /* Circular buffer (TFD queue in DRAM) physical base address */
  453. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  454. txq->q.dma_addr >> 8);
  455. return 0;
  456. }
  457. /******************************************************************************
  458. *
  459. * Generic RX handler implementations
  460. *
  461. ******************************************************************************/
  462. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  463. struct iwl_rx_mem_buffer *rxb)
  464. {
  465. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  466. struct iwl_alive_resp *palive;
  467. struct delayed_work *pwork;
  468. palive = &pkt->u.alive_frame;
  469. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  470. "0x%01X 0x%01X\n",
  471. palive->is_valid, palive->ver_type,
  472. palive->ver_subtype);
  473. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  474. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  475. memcpy(&priv->card_alive_init,
  476. &pkt->u.alive_frame,
  477. sizeof(struct iwl_init_alive_resp));
  478. pwork = &priv->init_alive_start;
  479. } else {
  480. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  481. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  482. sizeof(struct iwl_alive_resp));
  483. pwork = &priv->alive_start;
  484. }
  485. /* We delay the ALIVE response by 5ms to
  486. * give the HW RF Kill time to activate... */
  487. if (palive->is_valid == UCODE_VALID_OK)
  488. queue_delayed_work(priv->workqueue, pwork,
  489. msecs_to_jiffies(5));
  490. else
  491. IWL_WARN(priv, "uCode did not respond OK.\n");
  492. }
  493. static void iwl_bg_beacon_update(struct work_struct *work)
  494. {
  495. struct iwl_priv *priv =
  496. container_of(work, struct iwl_priv, beacon_update);
  497. struct sk_buff *beacon;
  498. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  499. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  500. if (!beacon) {
  501. IWL_ERR(priv, "update beacon failed\n");
  502. return;
  503. }
  504. mutex_lock(&priv->mutex);
  505. /* new beacon skb is allocated every time; dispose previous.*/
  506. if (priv->ibss_beacon)
  507. dev_kfree_skb(priv->ibss_beacon);
  508. priv->ibss_beacon = beacon;
  509. mutex_unlock(&priv->mutex);
  510. iwl_send_beacon_cmd(priv);
  511. }
  512. /**
  513. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  514. *
  515. * This callback is provided in order to send a statistics request.
  516. *
  517. * This timer function is continually reset to execute within
  518. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  519. * was received. We need to ensure we receive the statistics in order
  520. * to update the temperature used for calibrating the TXPOWER.
  521. */
  522. static void iwl_bg_statistics_periodic(unsigned long data)
  523. {
  524. struct iwl_priv *priv = (struct iwl_priv *)data;
  525. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  526. return;
  527. /* dont send host command if rf-kill is on */
  528. if (!iwl_is_ready_rf(priv))
  529. return;
  530. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  531. }
  532. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  533. u32 start_idx, u32 num_events,
  534. u32 mode)
  535. {
  536. u32 i;
  537. u32 ptr; /* SRAM byte address of log data */
  538. u32 ev, time, data; /* event log data */
  539. unsigned long reg_flags;
  540. if (mode == 0)
  541. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  542. else
  543. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  544. /* Make sure device is powered up for SRAM reads */
  545. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  546. if (iwl_grab_nic_access(priv)) {
  547. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  548. return;
  549. }
  550. /* Set starting address; reads will auto-increment */
  551. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  552. rmb();
  553. /*
  554. * "time" is actually "data" for mode 0 (no timestamp).
  555. * place event id # at far right for easier visual parsing.
  556. */
  557. for (i = 0; i < num_events; i++) {
  558. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  559. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  560. if (mode == 0) {
  561. trace_iwlwifi_dev_ucode_cont_event(priv,
  562. 0, time, ev);
  563. } else {
  564. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  565. trace_iwlwifi_dev_ucode_cont_event(priv,
  566. time, data, ev);
  567. }
  568. }
  569. /* Allow device to power down */
  570. iwl_release_nic_access(priv);
  571. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  572. }
  573. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  574. {
  575. u32 capacity; /* event log capacity in # entries */
  576. u32 base; /* SRAM byte address of event log header */
  577. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  578. u32 num_wraps; /* # times uCode wrapped to top of log */
  579. u32 next_entry; /* index of next entry to be written by uCode */
  580. if (priv->ucode_type == UCODE_INIT)
  581. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  582. else
  583. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  584. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  585. capacity = iwl_read_targ_mem(priv, base);
  586. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  587. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  588. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  589. } else
  590. return;
  591. if (num_wraps == priv->event_log.num_wraps) {
  592. iwl_print_cont_event_trace(priv,
  593. base, priv->event_log.next_entry,
  594. next_entry - priv->event_log.next_entry,
  595. mode);
  596. priv->event_log.non_wraps_count++;
  597. } else {
  598. if ((num_wraps - priv->event_log.num_wraps) > 1)
  599. priv->event_log.wraps_more_count++;
  600. else
  601. priv->event_log.wraps_once_count++;
  602. trace_iwlwifi_dev_ucode_wrap_event(priv,
  603. num_wraps - priv->event_log.num_wraps,
  604. next_entry, priv->event_log.next_entry);
  605. if (next_entry < priv->event_log.next_entry) {
  606. iwl_print_cont_event_trace(priv, base,
  607. priv->event_log.next_entry,
  608. capacity - priv->event_log.next_entry,
  609. mode);
  610. iwl_print_cont_event_trace(priv, base, 0,
  611. next_entry, mode);
  612. } else {
  613. iwl_print_cont_event_trace(priv, base,
  614. next_entry, capacity - next_entry,
  615. mode);
  616. iwl_print_cont_event_trace(priv, base, 0,
  617. next_entry, mode);
  618. }
  619. }
  620. priv->event_log.num_wraps = num_wraps;
  621. priv->event_log.next_entry = next_entry;
  622. }
  623. /**
  624. * iwl_bg_ucode_trace - Timer callback to log ucode event
  625. *
  626. * The timer is continually set to execute every
  627. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  628. * this function is to perform continuous uCode event logging operation
  629. * if enabled
  630. */
  631. static void iwl_bg_ucode_trace(unsigned long data)
  632. {
  633. struct iwl_priv *priv = (struct iwl_priv *)data;
  634. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  635. return;
  636. if (priv->event_log.ucode_trace) {
  637. iwl_continuous_event_trace(priv);
  638. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  639. mod_timer(&priv->ucode_trace,
  640. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  641. }
  642. }
  643. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  644. struct iwl_rx_mem_buffer *rxb)
  645. {
  646. #ifdef CONFIG_IWLWIFI_DEBUG
  647. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  648. struct iwl4965_beacon_notif *beacon =
  649. (struct iwl4965_beacon_notif *)pkt->u.raw;
  650. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  651. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  652. "tsf %d %d rate %d\n",
  653. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  654. beacon->beacon_notify_hdr.failure_frame,
  655. le32_to_cpu(beacon->ibss_mgr_status),
  656. le32_to_cpu(beacon->high_tsf),
  657. le32_to_cpu(beacon->low_tsf), rate);
  658. #endif
  659. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  660. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  661. queue_work(priv->workqueue, &priv->beacon_update);
  662. }
  663. /* Handle notification from uCode that card's power state is changing
  664. * due to software, hardware, or critical temperature RFKILL */
  665. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  666. struct iwl_rx_mem_buffer *rxb)
  667. {
  668. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  669. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  670. unsigned long status = priv->status;
  671. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  672. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  673. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  674. (flags & CT_CARD_DISABLED) ?
  675. "Reached" : "Not reached");
  676. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  677. CT_CARD_DISABLED)) {
  678. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  679. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  680. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  681. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  682. if (!(flags & RXON_CARD_DISABLED)) {
  683. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  684. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  685. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  686. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  687. }
  688. if (flags & CT_CARD_DISABLED)
  689. iwl_tt_enter_ct_kill(priv);
  690. }
  691. if (!(flags & CT_CARD_DISABLED))
  692. iwl_tt_exit_ct_kill(priv);
  693. if (flags & HW_CARD_DISABLED)
  694. set_bit(STATUS_RF_KILL_HW, &priv->status);
  695. else
  696. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  697. if (!(flags & RXON_CARD_DISABLED))
  698. iwl_scan_cancel(priv);
  699. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  700. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  701. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  702. test_bit(STATUS_RF_KILL_HW, &priv->status));
  703. else
  704. wake_up_interruptible(&priv->wait_command_queue);
  705. }
  706. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  707. {
  708. if (src == IWL_PWR_SRC_VAUX) {
  709. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  710. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  711. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  712. ~APMG_PS_CTRL_MSK_PWR_SRC);
  713. } else {
  714. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  715. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  716. ~APMG_PS_CTRL_MSK_PWR_SRC);
  717. }
  718. return 0;
  719. }
  720. /**
  721. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  722. *
  723. * Setup the RX handlers for each of the reply types sent from the uCode
  724. * to the host.
  725. *
  726. * This function chains into the hardware specific files for them to setup
  727. * any hardware specific handlers as well.
  728. */
  729. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  730. {
  731. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  732. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  733. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  734. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  735. iwl_rx_spectrum_measure_notif;
  736. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  737. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  738. iwl_rx_pm_debug_statistics_notif;
  739. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  740. /*
  741. * The same handler is used for both the REPLY to a discrete
  742. * statistics request from the host as well as for the periodic
  743. * statistics notifications (after received beacons) from the uCode.
  744. */
  745. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  746. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  747. iwl_setup_rx_scan_handlers(priv);
  748. /* status change handler */
  749. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  750. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  751. iwl_rx_missed_beacon_notif;
  752. /* Rx handlers */
  753. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  754. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  755. /* block ack */
  756. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  757. /* Set up hardware specific Rx handlers */
  758. priv->cfg->ops->lib->rx_handler_setup(priv);
  759. }
  760. /**
  761. * iwl_rx_handle - Main entry function for receiving responses from uCode
  762. *
  763. * Uses the priv->rx_handlers callback function array to invoke
  764. * the appropriate handlers, including command responses,
  765. * frame-received notifications, and other notifications.
  766. */
  767. void iwl_rx_handle(struct iwl_priv *priv)
  768. {
  769. struct iwl_rx_mem_buffer *rxb;
  770. struct iwl_rx_packet *pkt;
  771. struct iwl_rx_queue *rxq = &priv->rxq;
  772. u32 r, i;
  773. int reclaim;
  774. unsigned long flags;
  775. u8 fill_rx = 0;
  776. u32 count = 8;
  777. int total_empty;
  778. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  779. * buffer that the driver may process (last buffer filled by ucode). */
  780. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  781. i = rxq->read;
  782. /* Rx interrupt, but nothing sent from uCode */
  783. if (i == r)
  784. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  785. /* calculate total frames need to be restock after handling RX */
  786. total_empty = r - rxq->write_actual;
  787. if (total_empty < 0)
  788. total_empty += RX_QUEUE_SIZE;
  789. if (total_empty > (RX_QUEUE_SIZE / 2))
  790. fill_rx = 1;
  791. while (i != r) {
  792. rxb = rxq->queue[i];
  793. /* If an RXB doesn't have a Rx queue slot associated with it,
  794. * then a bug has been introduced in the queue refilling
  795. * routines -- catch it here */
  796. BUG_ON(rxb == NULL);
  797. rxq->queue[i] = NULL;
  798. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  799. PAGE_SIZE << priv->hw_params.rx_page_order,
  800. PCI_DMA_FROMDEVICE);
  801. pkt = rxb_addr(rxb);
  802. trace_iwlwifi_dev_rx(priv, pkt,
  803. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  804. /* Reclaim a command buffer only if this packet is a response
  805. * to a (driver-originated) command.
  806. * If the packet (e.g. Rx frame) originated from uCode,
  807. * there is no command buffer to reclaim.
  808. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  809. * but apparently a few don't get set; catch them here. */
  810. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  811. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  812. (pkt->hdr.cmd != REPLY_RX) &&
  813. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  814. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  815. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  816. (pkt->hdr.cmd != REPLY_TX);
  817. /* Based on type of command response or notification,
  818. * handle those that need handling via function in
  819. * rx_handlers table. See iwl_setup_rx_handlers() */
  820. if (priv->rx_handlers[pkt->hdr.cmd]) {
  821. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  822. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  823. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  824. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  825. } else {
  826. /* No handling needed */
  827. IWL_DEBUG_RX(priv,
  828. "r %d i %d No handler needed for %s, 0x%02x\n",
  829. r, i, get_cmd_string(pkt->hdr.cmd),
  830. pkt->hdr.cmd);
  831. }
  832. /*
  833. * XXX: After here, we should always check rxb->page
  834. * against NULL before touching it or its virtual
  835. * memory (pkt). Because some rx_handler might have
  836. * already taken or freed the pages.
  837. */
  838. if (reclaim) {
  839. /* Invoke any callbacks, transfer the buffer to caller,
  840. * and fire off the (possibly) blocking iwl_send_cmd()
  841. * as we reclaim the driver command queue */
  842. if (rxb->page)
  843. iwl_tx_cmd_complete(priv, rxb);
  844. else
  845. IWL_WARN(priv, "Claim null rxb?\n");
  846. }
  847. /* Reuse the page if possible. For notification packets and
  848. * SKBs that fail to Rx correctly, add them back into the
  849. * rx_free list for reuse later. */
  850. spin_lock_irqsave(&rxq->lock, flags);
  851. if (rxb->page != NULL) {
  852. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  853. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  854. PCI_DMA_FROMDEVICE);
  855. list_add_tail(&rxb->list, &rxq->rx_free);
  856. rxq->free_count++;
  857. } else
  858. list_add_tail(&rxb->list, &rxq->rx_used);
  859. spin_unlock_irqrestore(&rxq->lock, flags);
  860. i = (i + 1) & RX_QUEUE_MASK;
  861. /* If there are a lot of unused frames,
  862. * restock the Rx queue so ucode wont assert. */
  863. if (fill_rx) {
  864. count++;
  865. if (count >= 8) {
  866. rxq->read = i;
  867. iwlagn_rx_replenish_now(priv);
  868. count = 0;
  869. }
  870. }
  871. }
  872. /* Backtrack one entry */
  873. rxq->read = i;
  874. if (fill_rx)
  875. iwlagn_rx_replenish_now(priv);
  876. else
  877. iwlagn_rx_queue_restock(priv);
  878. }
  879. /* call this function to flush any scheduled tasklet */
  880. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  881. {
  882. /* wait to make sure we flush pending tasklet*/
  883. synchronize_irq(priv->pci_dev->irq);
  884. tasklet_kill(&priv->irq_tasklet);
  885. }
  886. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  887. {
  888. u32 inta, handled = 0;
  889. u32 inta_fh;
  890. unsigned long flags;
  891. u32 i;
  892. #ifdef CONFIG_IWLWIFI_DEBUG
  893. u32 inta_mask;
  894. #endif
  895. spin_lock_irqsave(&priv->lock, flags);
  896. /* Ack/clear/reset pending uCode interrupts.
  897. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  898. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  899. inta = iwl_read32(priv, CSR_INT);
  900. iwl_write32(priv, CSR_INT, inta);
  901. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  902. * Any new interrupts that happen after this, either while we're
  903. * in this tasklet, or later, will show up in next ISR/tasklet. */
  904. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  905. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  906. #ifdef CONFIG_IWLWIFI_DEBUG
  907. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  908. /* just for debug */
  909. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  910. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  911. inta, inta_mask, inta_fh);
  912. }
  913. #endif
  914. spin_unlock_irqrestore(&priv->lock, flags);
  915. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  916. * atomic, make sure that inta covers all the interrupts that
  917. * we've discovered, even if FH interrupt came in just after
  918. * reading CSR_INT. */
  919. if (inta_fh & CSR49_FH_INT_RX_MASK)
  920. inta |= CSR_INT_BIT_FH_RX;
  921. if (inta_fh & CSR49_FH_INT_TX_MASK)
  922. inta |= CSR_INT_BIT_FH_TX;
  923. /* Now service all interrupt bits discovered above. */
  924. if (inta & CSR_INT_BIT_HW_ERR) {
  925. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  926. /* Tell the device to stop sending interrupts */
  927. iwl_disable_interrupts(priv);
  928. priv->isr_stats.hw++;
  929. iwl_irq_handle_error(priv);
  930. handled |= CSR_INT_BIT_HW_ERR;
  931. return;
  932. }
  933. #ifdef CONFIG_IWLWIFI_DEBUG
  934. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  935. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  936. if (inta & CSR_INT_BIT_SCD) {
  937. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  938. "the frame/frames.\n");
  939. priv->isr_stats.sch++;
  940. }
  941. /* Alive notification via Rx interrupt will do the real work */
  942. if (inta & CSR_INT_BIT_ALIVE) {
  943. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  944. priv->isr_stats.alive++;
  945. }
  946. }
  947. #endif
  948. /* Safely ignore these bits for debug checks below */
  949. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  950. /* HW RF KILL switch toggled */
  951. if (inta & CSR_INT_BIT_RF_KILL) {
  952. int hw_rf_kill = 0;
  953. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  954. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  955. hw_rf_kill = 1;
  956. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  957. hw_rf_kill ? "disable radio" : "enable radio");
  958. priv->isr_stats.rfkill++;
  959. /* driver only loads ucode once setting the interface up.
  960. * the driver allows loading the ucode even if the radio
  961. * is killed. Hence update the killswitch state here. The
  962. * rfkill handler will care about restarting if needed.
  963. */
  964. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  965. if (hw_rf_kill)
  966. set_bit(STATUS_RF_KILL_HW, &priv->status);
  967. else
  968. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  969. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  970. }
  971. handled |= CSR_INT_BIT_RF_KILL;
  972. }
  973. /* Chip got too hot and stopped itself */
  974. if (inta & CSR_INT_BIT_CT_KILL) {
  975. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  976. priv->isr_stats.ctkill++;
  977. handled |= CSR_INT_BIT_CT_KILL;
  978. }
  979. /* Error detected by uCode */
  980. if (inta & CSR_INT_BIT_SW_ERR) {
  981. IWL_ERR(priv, "Microcode SW error detected. "
  982. " Restarting 0x%X.\n", inta);
  983. priv->isr_stats.sw++;
  984. priv->isr_stats.sw_err = inta;
  985. iwl_irq_handle_error(priv);
  986. handled |= CSR_INT_BIT_SW_ERR;
  987. }
  988. /*
  989. * uCode wakes up after power-down sleep.
  990. * Tell device about any new tx or host commands enqueued,
  991. * and about any Rx buffers made available while asleep.
  992. */
  993. if (inta & CSR_INT_BIT_WAKEUP) {
  994. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  995. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  996. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  997. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  998. priv->isr_stats.wakeup++;
  999. handled |= CSR_INT_BIT_WAKEUP;
  1000. }
  1001. /* All uCode command responses, including Tx command responses,
  1002. * Rx "responses" (frame-received notification), and other
  1003. * notifications from uCode come through here*/
  1004. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1005. iwl_rx_handle(priv);
  1006. priv->isr_stats.rx++;
  1007. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1008. }
  1009. /* This "Tx" DMA channel is used only for loading uCode */
  1010. if (inta & CSR_INT_BIT_FH_TX) {
  1011. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1012. priv->isr_stats.tx++;
  1013. handled |= CSR_INT_BIT_FH_TX;
  1014. /* Wake up uCode load routine, now that load is complete */
  1015. priv->ucode_write_complete = 1;
  1016. wake_up_interruptible(&priv->wait_command_queue);
  1017. }
  1018. if (inta & ~handled) {
  1019. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1020. priv->isr_stats.unhandled++;
  1021. }
  1022. if (inta & ~(priv->inta_mask)) {
  1023. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1024. inta & ~priv->inta_mask);
  1025. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1026. }
  1027. /* Re-enable all interrupts */
  1028. /* only Re-enable if diabled by irq */
  1029. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1030. iwl_enable_interrupts(priv);
  1031. #ifdef CONFIG_IWLWIFI_DEBUG
  1032. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1033. inta = iwl_read32(priv, CSR_INT);
  1034. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1035. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1036. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1037. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1038. }
  1039. #endif
  1040. }
  1041. /* tasklet for iwlagn interrupt */
  1042. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1043. {
  1044. u32 inta = 0;
  1045. u32 handled = 0;
  1046. unsigned long flags;
  1047. u32 i;
  1048. #ifdef CONFIG_IWLWIFI_DEBUG
  1049. u32 inta_mask;
  1050. #endif
  1051. spin_lock_irqsave(&priv->lock, flags);
  1052. /* Ack/clear/reset pending uCode interrupts.
  1053. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1054. */
  1055. /* There is a hardware bug in the interrupt mask function that some
  1056. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1057. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1058. * ICT interrupt handling mechanism has another bug that might cause
  1059. * these unmasked interrupts fail to be detected. We workaround the
  1060. * hardware bugs here by ACKing all the possible interrupts so that
  1061. * interrupt coalescing can still be achieved.
  1062. */
  1063. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1064. inta = priv->_agn.inta;
  1065. #ifdef CONFIG_IWLWIFI_DEBUG
  1066. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1067. /* just for debug */
  1068. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1069. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1070. inta, inta_mask);
  1071. }
  1072. #endif
  1073. spin_unlock_irqrestore(&priv->lock, flags);
  1074. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1075. priv->_agn.inta = 0;
  1076. /* Now service all interrupt bits discovered above. */
  1077. if (inta & CSR_INT_BIT_HW_ERR) {
  1078. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1079. /* Tell the device to stop sending interrupts */
  1080. iwl_disable_interrupts(priv);
  1081. priv->isr_stats.hw++;
  1082. iwl_irq_handle_error(priv);
  1083. handled |= CSR_INT_BIT_HW_ERR;
  1084. return;
  1085. }
  1086. #ifdef CONFIG_IWLWIFI_DEBUG
  1087. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1088. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1089. if (inta & CSR_INT_BIT_SCD) {
  1090. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1091. "the frame/frames.\n");
  1092. priv->isr_stats.sch++;
  1093. }
  1094. /* Alive notification via Rx interrupt will do the real work */
  1095. if (inta & CSR_INT_BIT_ALIVE) {
  1096. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1097. priv->isr_stats.alive++;
  1098. }
  1099. }
  1100. #endif
  1101. /* Safely ignore these bits for debug checks below */
  1102. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1103. /* HW RF KILL switch toggled */
  1104. if (inta & CSR_INT_BIT_RF_KILL) {
  1105. int hw_rf_kill = 0;
  1106. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1107. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1108. hw_rf_kill = 1;
  1109. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1110. hw_rf_kill ? "disable radio" : "enable radio");
  1111. priv->isr_stats.rfkill++;
  1112. /* driver only loads ucode once setting the interface up.
  1113. * the driver allows loading the ucode even if the radio
  1114. * is killed. Hence update the killswitch state here. The
  1115. * rfkill handler will care about restarting if needed.
  1116. */
  1117. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1118. if (hw_rf_kill)
  1119. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1120. else
  1121. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1122. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1123. }
  1124. handled |= CSR_INT_BIT_RF_KILL;
  1125. }
  1126. /* Chip got too hot and stopped itself */
  1127. if (inta & CSR_INT_BIT_CT_KILL) {
  1128. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1129. priv->isr_stats.ctkill++;
  1130. handled |= CSR_INT_BIT_CT_KILL;
  1131. }
  1132. /* Error detected by uCode */
  1133. if (inta & CSR_INT_BIT_SW_ERR) {
  1134. IWL_ERR(priv, "Microcode SW error detected. "
  1135. " Restarting 0x%X.\n", inta);
  1136. priv->isr_stats.sw++;
  1137. priv->isr_stats.sw_err = inta;
  1138. iwl_irq_handle_error(priv);
  1139. handled |= CSR_INT_BIT_SW_ERR;
  1140. }
  1141. /* uCode wakes up after power-down sleep */
  1142. if (inta & CSR_INT_BIT_WAKEUP) {
  1143. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1144. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1145. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1146. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1147. priv->isr_stats.wakeup++;
  1148. handled |= CSR_INT_BIT_WAKEUP;
  1149. }
  1150. /* All uCode command responses, including Tx command responses,
  1151. * Rx "responses" (frame-received notification), and other
  1152. * notifications from uCode come through here*/
  1153. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1154. CSR_INT_BIT_RX_PERIODIC)) {
  1155. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1156. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1157. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1158. iwl_write32(priv, CSR_FH_INT_STATUS,
  1159. CSR49_FH_INT_RX_MASK);
  1160. }
  1161. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1162. handled |= CSR_INT_BIT_RX_PERIODIC;
  1163. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1164. }
  1165. /* Sending RX interrupt require many steps to be done in the
  1166. * the device:
  1167. * 1- write interrupt to current index in ICT table.
  1168. * 2- dma RX frame.
  1169. * 3- update RX shared data to indicate last write index.
  1170. * 4- send interrupt.
  1171. * This could lead to RX race, driver could receive RX interrupt
  1172. * but the shared data changes does not reflect this;
  1173. * periodic interrupt will detect any dangling Rx activity.
  1174. */
  1175. /* Disable periodic interrupt; we use it as just a one-shot. */
  1176. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1177. CSR_INT_PERIODIC_DIS);
  1178. iwl_rx_handle(priv);
  1179. /*
  1180. * Enable periodic interrupt in 8 msec only if we received
  1181. * real RX interrupt (instead of just periodic int), to catch
  1182. * any dangling Rx interrupt. If it was just the periodic
  1183. * interrupt, there was no dangling Rx activity, and no need
  1184. * to extend the periodic interrupt; one-shot is enough.
  1185. */
  1186. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1187. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1188. CSR_INT_PERIODIC_ENA);
  1189. priv->isr_stats.rx++;
  1190. }
  1191. /* This "Tx" DMA channel is used only for loading uCode */
  1192. if (inta & CSR_INT_BIT_FH_TX) {
  1193. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1194. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1195. priv->isr_stats.tx++;
  1196. handled |= CSR_INT_BIT_FH_TX;
  1197. /* Wake up uCode load routine, now that load is complete */
  1198. priv->ucode_write_complete = 1;
  1199. wake_up_interruptible(&priv->wait_command_queue);
  1200. }
  1201. if (inta & ~handled) {
  1202. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1203. priv->isr_stats.unhandled++;
  1204. }
  1205. if (inta & ~(priv->inta_mask)) {
  1206. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1207. inta & ~priv->inta_mask);
  1208. }
  1209. /* Re-enable all interrupts */
  1210. /* only Re-enable if diabled by irq */
  1211. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1212. iwl_enable_interrupts(priv);
  1213. }
  1214. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1215. #define ACK_CNT_RATIO (50)
  1216. #define BA_TIMEOUT_CNT (5)
  1217. #define BA_TIMEOUT_MAX (16)
  1218. /**
  1219. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1220. *
  1221. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1222. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1223. * operation state.
  1224. */
  1225. bool iwl_good_ack_health(struct iwl_priv *priv,
  1226. struct iwl_rx_packet *pkt)
  1227. {
  1228. bool rc = true;
  1229. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1230. int ba_timeout_delta;
  1231. actual_ack_cnt_delta =
  1232. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1233. le32_to_cpu(priv->statistics.tx.actual_ack_cnt);
  1234. expected_ack_cnt_delta =
  1235. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1236. le32_to_cpu(priv->statistics.tx.expected_ack_cnt);
  1237. ba_timeout_delta =
  1238. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1239. le32_to_cpu(priv->statistics.tx.agg.ba_timeout);
  1240. if ((priv->_agn.agg_tids_count > 0) &&
  1241. (expected_ack_cnt_delta > 0) &&
  1242. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1243. < ACK_CNT_RATIO) &&
  1244. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1245. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1246. " expected_ack_cnt = %d\n",
  1247. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1248. #ifdef CONFIG_IWLWIFI_DEBUG
  1249. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1250. priv->delta_statistics.tx.rx_detected_cnt);
  1251. IWL_DEBUG_RADIO(priv,
  1252. "ack_or_ba_timeout_collision delta = %d\n",
  1253. priv->delta_statistics.tx.
  1254. ack_or_ba_timeout_collision);
  1255. #endif
  1256. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1257. ba_timeout_delta);
  1258. if (!actual_ack_cnt_delta &&
  1259. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1260. rc = false;
  1261. }
  1262. return rc;
  1263. }
  1264. /******************************************************************************
  1265. *
  1266. * uCode download functions
  1267. *
  1268. ******************************************************************************/
  1269. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1270. {
  1271. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1272. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1273. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1274. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1275. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1276. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1277. }
  1278. static void iwl_nic_start(struct iwl_priv *priv)
  1279. {
  1280. /* Remove all resets to allow NIC to operate */
  1281. iwl_write32(priv, CSR_RESET, 0);
  1282. }
  1283. struct iwlagn_ucode_capabilities {
  1284. u32 max_probe_length;
  1285. };
  1286. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1287. static int iwl_mac_setup_register(struct iwl_priv *priv,
  1288. struct iwlagn_ucode_capabilities *capa);
  1289. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1290. {
  1291. const char *name_pre = priv->cfg->fw_name_pre;
  1292. if (first)
  1293. priv->fw_index = priv->cfg->ucode_api_max;
  1294. else
  1295. priv->fw_index--;
  1296. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1297. IWL_ERR(priv, "no suitable firmware found!\n");
  1298. return -ENOENT;
  1299. }
  1300. sprintf(priv->firmware_name, "%s%d%s",
  1301. name_pre, priv->fw_index, ".ucode");
  1302. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1303. priv->firmware_name);
  1304. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1305. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1306. iwl_ucode_callback);
  1307. }
  1308. struct iwlagn_firmware_pieces {
  1309. const void *inst, *data, *init, *init_data, *boot;
  1310. size_t inst_size, data_size, init_size, init_data_size, boot_size;
  1311. u32 build;
  1312. };
  1313. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  1314. const struct firmware *ucode_raw,
  1315. struct iwlagn_firmware_pieces *pieces)
  1316. {
  1317. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  1318. u32 api_ver, hdr_size;
  1319. const u8 *src;
  1320. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1321. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1322. switch (api_ver) {
  1323. default:
  1324. /*
  1325. * 4965 doesn't revision the firmware file format
  1326. * along with the API version, it always uses v1
  1327. * file format.
  1328. */
  1329. if ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) !=
  1330. CSR_HW_REV_TYPE_4965) {
  1331. hdr_size = 28;
  1332. if (ucode_raw->size < hdr_size) {
  1333. IWL_ERR(priv, "File size too small!\n");
  1334. return -EINVAL;
  1335. }
  1336. pieces->build = le32_to_cpu(ucode->u.v2.build);
  1337. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  1338. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  1339. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  1340. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  1341. pieces->boot_size = le32_to_cpu(ucode->u.v2.boot_size);
  1342. src = ucode->u.v2.data;
  1343. break;
  1344. }
  1345. /* fall through for 4965 */
  1346. case 0:
  1347. case 1:
  1348. case 2:
  1349. hdr_size = 24;
  1350. if (ucode_raw->size < hdr_size) {
  1351. IWL_ERR(priv, "File size too small!\n");
  1352. return -EINVAL;
  1353. }
  1354. pieces->build = 0;
  1355. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  1356. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  1357. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  1358. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  1359. pieces->boot_size = le32_to_cpu(ucode->u.v1.boot_size);
  1360. src = ucode->u.v1.data;
  1361. break;
  1362. }
  1363. /* Verify size of file vs. image size info in file's header */
  1364. if (ucode_raw->size != hdr_size + pieces->inst_size +
  1365. pieces->data_size + pieces->init_size +
  1366. pieces->init_data_size + pieces->boot_size) {
  1367. IWL_ERR(priv,
  1368. "uCode file size %d does not match expected size\n",
  1369. (int)ucode_raw->size);
  1370. return -EINVAL;
  1371. }
  1372. pieces->inst = src;
  1373. src += pieces->inst_size;
  1374. pieces->data = src;
  1375. src += pieces->data_size;
  1376. pieces->init = src;
  1377. src += pieces->init_size;
  1378. pieces->init_data = src;
  1379. src += pieces->init_data_size;
  1380. pieces->boot = src;
  1381. src += pieces->boot_size;
  1382. return 0;
  1383. }
  1384. static int iwlagn_wanted_ucode_alternative = 1;
  1385. static int iwlagn_load_firmware(struct iwl_priv *priv,
  1386. const struct firmware *ucode_raw,
  1387. struct iwlagn_firmware_pieces *pieces,
  1388. struct iwlagn_ucode_capabilities *capa)
  1389. {
  1390. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  1391. struct iwl_ucode_tlv *tlv;
  1392. size_t len = ucode_raw->size;
  1393. const u8 *data;
  1394. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  1395. u64 alternatives;
  1396. if (len < sizeof(*ucode))
  1397. return -EINVAL;
  1398. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC))
  1399. return -EINVAL;
  1400. /*
  1401. * Check which alternatives are present, and "downgrade"
  1402. * when the chosen alternative is not present, warning
  1403. * the user when that happens. Some files may not have
  1404. * any alternatives, so don't warn in that case.
  1405. */
  1406. alternatives = le64_to_cpu(ucode->alternatives);
  1407. tmp = wanted_alternative;
  1408. if (wanted_alternative > 63)
  1409. wanted_alternative = 63;
  1410. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  1411. wanted_alternative--;
  1412. if (wanted_alternative && wanted_alternative != tmp)
  1413. IWL_WARN(priv,
  1414. "uCode alternative %d not available, choosing %d\n",
  1415. tmp, wanted_alternative);
  1416. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1417. pieces->build = le32_to_cpu(ucode->build);
  1418. data = ucode->data;
  1419. len -= sizeof(*ucode);
  1420. while (len >= sizeof(*tlv)) {
  1421. u32 tlv_len;
  1422. enum iwl_ucode_tlv_type tlv_type;
  1423. u16 tlv_alt;
  1424. const u8 *tlv_data;
  1425. len -= sizeof(*tlv);
  1426. tlv = (void *)data;
  1427. tlv_len = le32_to_cpu(tlv->length);
  1428. tlv_type = le16_to_cpu(tlv->type);
  1429. tlv_alt = le16_to_cpu(tlv->alternative);
  1430. tlv_data = tlv->data;
  1431. if (len < tlv_len)
  1432. return -EINVAL;
  1433. len -= ALIGN(tlv_len, 4);
  1434. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  1435. /*
  1436. * Alternative 0 is always valid.
  1437. *
  1438. * Skip alternative TLVs that are not selected.
  1439. */
  1440. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  1441. continue;
  1442. switch (tlv_type) {
  1443. case IWL_UCODE_TLV_INST:
  1444. pieces->inst = tlv_data;
  1445. pieces->inst_size = tlv_len;
  1446. break;
  1447. case IWL_UCODE_TLV_DATA:
  1448. pieces->data = tlv_data;
  1449. pieces->data_size = tlv_len;
  1450. break;
  1451. case IWL_UCODE_TLV_INIT:
  1452. pieces->init = tlv_data;
  1453. pieces->init_size = tlv_len;
  1454. break;
  1455. case IWL_UCODE_TLV_INIT_DATA:
  1456. pieces->init_data = tlv_data;
  1457. pieces->init_data_size = tlv_len;
  1458. break;
  1459. case IWL_UCODE_TLV_BOOT:
  1460. pieces->boot = tlv_data;
  1461. pieces->boot_size = tlv_len;
  1462. break;
  1463. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  1464. if (tlv_len != 4)
  1465. return -EINVAL;
  1466. capa->max_probe_length =
  1467. le32_to_cpup((__le32 *)tlv_data);
  1468. break;
  1469. default:
  1470. break;
  1471. }
  1472. }
  1473. if (len)
  1474. return -EINVAL;
  1475. return 0;
  1476. }
  1477. /**
  1478. * iwl_ucode_callback - callback when firmware was loaded
  1479. *
  1480. * If loaded successfully, copies the firmware into buffers
  1481. * for the card to fetch (via DMA).
  1482. */
  1483. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1484. {
  1485. struct iwl_priv *priv = context;
  1486. struct iwl_ucode_header *ucode;
  1487. int err;
  1488. struct iwlagn_firmware_pieces pieces;
  1489. const unsigned int api_max = priv->cfg->ucode_api_max;
  1490. const unsigned int api_min = priv->cfg->ucode_api_min;
  1491. u32 api_ver;
  1492. char buildstr[25];
  1493. u32 build;
  1494. struct iwlagn_ucode_capabilities ucode_capa = {
  1495. .max_probe_length = 200,
  1496. };
  1497. memset(&pieces, 0, sizeof(pieces));
  1498. if (!ucode_raw) {
  1499. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1500. priv->firmware_name);
  1501. goto try_again;
  1502. }
  1503. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1504. priv->firmware_name, ucode_raw->size);
  1505. /* Make sure that we got at least the API version number */
  1506. if (ucode_raw->size < 4) {
  1507. IWL_ERR(priv, "File size way too small!\n");
  1508. goto try_again;
  1509. }
  1510. /* Data from ucode file: header followed by uCode images */
  1511. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1512. if (ucode->ver)
  1513. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1514. else
  1515. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1516. &ucode_capa);
  1517. if (err)
  1518. goto try_again;
  1519. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1520. build = pieces.build;
  1521. /*
  1522. * api_ver should match the api version forming part of the
  1523. * firmware filename ... but we don't check for that and only rely
  1524. * on the API version read from firmware header from here on forward
  1525. */
  1526. if (api_ver < api_min || api_ver > api_max) {
  1527. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1528. "Driver supports v%u, firmware is v%u.\n",
  1529. api_max, api_ver);
  1530. goto try_again;
  1531. }
  1532. if (api_ver != api_max)
  1533. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1534. "got v%u. New firmware can be obtained "
  1535. "from http://www.intellinuxwireless.org.\n",
  1536. api_max, api_ver);
  1537. if (build)
  1538. sprintf(buildstr, " build %u", build);
  1539. else
  1540. buildstr[0] = '\0';
  1541. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1542. IWL_UCODE_MAJOR(priv->ucode_ver),
  1543. IWL_UCODE_MINOR(priv->ucode_ver),
  1544. IWL_UCODE_API(priv->ucode_ver),
  1545. IWL_UCODE_SERIAL(priv->ucode_ver),
  1546. buildstr);
  1547. snprintf(priv->hw->wiphy->fw_version,
  1548. sizeof(priv->hw->wiphy->fw_version),
  1549. "%u.%u.%u.%u%s",
  1550. IWL_UCODE_MAJOR(priv->ucode_ver),
  1551. IWL_UCODE_MINOR(priv->ucode_ver),
  1552. IWL_UCODE_API(priv->ucode_ver),
  1553. IWL_UCODE_SERIAL(priv->ucode_ver),
  1554. buildstr);
  1555. /*
  1556. * For any of the failures below (before allocating pci memory)
  1557. * we will try to load a version with a smaller API -- maybe the
  1558. * user just got a corrupted version of the latest API.
  1559. */
  1560. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1561. priv->ucode_ver);
  1562. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1563. pieces.inst_size);
  1564. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1565. pieces.data_size);
  1566. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1567. pieces.init_size);
  1568. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1569. pieces.init_data_size);
  1570. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %Zd\n",
  1571. pieces.boot_size);
  1572. /* Verify that uCode images will fit in card's SRAM */
  1573. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1574. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1575. pieces.inst_size);
  1576. goto try_again;
  1577. }
  1578. if (pieces.data_size > priv->hw_params.max_data_size) {
  1579. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1580. pieces.data_size);
  1581. goto try_again;
  1582. }
  1583. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1584. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1585. pieces.init_size);
  1586. goto try_again;
  1587. }
  1588. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1589. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1590. pieces.init_data_size);
  1591. goto try_again;
  1592. }
  1593. if (pieces.boot_size > priv->hw_params.max_bsm_size) {
  1594. IWL_ERR(priv, "uCode boot instr len %Zd too large to fit in\n",
  1595. pieces.boot_size);
  1596. goto try_again;
  1597. }
  1598. /* Allocate ucode buffers for card's bus-master loading ... */
  1599. /* Runtime instructions and 2 copies of data:
  1600. * 1) unmodified from disk
  1601. * 2) backup cache for save/restore during power-downs */
  1602. priv->ucode_code.len = pieces.inst_size;
  1603. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1604. priv->ucode_data.len = pieces.data_size;
  1605. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1606. priv->ucode_data_backup.len = pieces.data_size;
  1607. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1608. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1609. !priv->ucode_data_backup.v_addr)
  1610. goto err_pci_alloc;
  1611. /* Initialization instructions and data */
  1612. if (pieces.init_size && pieces.init_data_size) {
  1613. priv->ucode_init.len = pieces.init_size;
  1614. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1615. priv->ucode_init_data.len = pieces.init_data_size;
  1616. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1617. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1618. goto err_pci_alloc;
  1619. }
  1620. /* Bootstrap (instructions only, no data) */
  1621. if (pieces.boot_size) {
  1622. priv->ucode_boot.len = pieces.boot_size;
  1623. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1624. if (!priv->ucode_boot.v_addr)
  1625. goto err_pci_alloc;
  1626. }
  1627. /* Copy images into buffers for card's bus-master reads ... */
  1628. /* Runtime instructions (first block of data in file) */
  1629. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n",
  1630. pieces.inst_size);
  1631. memcpy(priv->ucode_code.v_addr, pieces.inst, pieces.inst_size);
  1632. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1633. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1634. /*
  1635. * Runtime data
  1636. * NOTE: Copy into backup buffer will be done in iwl_up()
  1637. */
  1638. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n",
  1639. pieces.data_size);
  1640. memcpy(priv->ucode_data.v_addr, pieces.data, pieces.data_size);
  1641. memcpy(priv->ucode_data_backup.v_addr, pieces.data, pieces.data_size);
  1642. /* Initialization instructions */
  1643. if (pieces.init_size) {
  1644. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1645. pieces.init_size);
  1646. memcpy(priv->ucode_init.v_addr, pieces.init, pieces.init_size);
  1647. }
  1648. /* Initialization data */
  1649. if (pieces.init_data_size) {
  1650. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1651. pieces.init_data_size);
  1652. memcpy(priv->ucode_init_data.v_addr, pieces.init_data,
  1653. pieces.init_data_size);
  1654. }
  1655. /* Bootstrap instructions */
  1656. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n",
  1657. pieces.boot_size);
  1658. memcpy(priv->ucode_boot.v_addr, pieces.boot, pieces.boot_size);
  1659. /**************************************************
  1660. * This is still part of probe() in a sense...
  1661. *
  1662. * 9. Setup and register with mac80211 and debugfs
  1663. **************************************************/
  1664. err = iwl_mac_setup_register(priv, &ucode_capa);
  1665. if (err)
  1666. goto out_unbind;
  1667. err = iwl_dbgfs_register(priv, DRV_NAME);
  1668. if (err)
  1669. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1670. /* We have our copies now, allow OS release its copies */
  1671. release_firmware(ucode_raw);
  1672. complete(&priv->_agn.firmware_loading_complete);
  1673. return;
  1674. try_again:
  1675. /* try next, if any */
  1676. if (iwl_request_firmware(priv, false))
  1677. goto out_unbind;
  1678. release_firmware(ucode_raw);
  1679. return;
  1680. err_pci_alloc:
  1681. IWL_ERR(priv, "failed to allocate pci memory\n");
  1682. iwl_dealloc_ucode_pci(priv);
  1683. out_unbind:
  1684. complete(&priv->_agn.firmware_loading_complete);
  1685. device_release_driver(&priv->pci_dev->dev);
  1686. release_firmware(ucode_raw);
  1687. }
  1688. static const char *desc_lookup_text[] = {
  1689. "OK",
  1690. "FAIL",
  1691. "BAD_PARAM",
  1692. "BAD_CHECKSUM",
  1693. "NMI_INTERRUPT_WDG",
  1694. "SYSASSERT",
  1695. "FATAL_ERROR",
  1696. "BAD_COMMAND",
  1697. "HW_ERROR_TUNE_LOCK",
  1698. "HW_ERROR_TEMPERATURE",
  1699. "ILLEGAL_CHAN_FREQ",
  1700. "VCC_NOT_STABLE",
  1701. "FH_ERROR",
  1702. "NMI_INTERRUPT_HOST",
  1703. "NMI_INTERRUPT_ACTION_PT",
  1704. "NMI_INTERRUPT_UNKNOWN",
  1705. "UCODE_VERSION_MISMATCH",
  1706. "HW_ERROR_ABS_LOCK",
  1707. "HW_ERROR_CAL_LOCK_FAIL",
  1708. "NMI_INTERRUPT_INST_ACTION_PT",
  1709. "NMI_INTERRUPT_DATA_ACTION_PT",
  1710. "NMI_TRM_HW_ER",
  1711. "NMI_INTERRUPT_TRM",
  1712. "NMI_INTERRUPT_BREAK_POINT"
  1713. "DEBUG_0",
  1714. "DEBUG_1",
  1715. "DEBUG_2",
  1716. "DEBUG_3",
  1717. "ADVANCED SYSASSERT"
  1718. };
  1719. static const char *desc_lookup(int i)
  1720. {
  1721. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1722. if (i < 0 || i > max)
  1723. i = max;
  1724. return desc_lookup_text[i];
  1725. }
  1726. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1727. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1728. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1729. {
  1730. u32 data2, line;
  1731. u32 desc, time, count, base, data1;
  1732. u32 blink1, blink2, ilink1, ilink2;
  1733. u32 pc, hcmd;
  1734. if (priv->ucode_type == UCODE_INIT)
  1735. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1736. else
  1737. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1738. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1739. IWL_ERR(priv,
  1740. "Not valid error log pointer 0x%08X for %s uCode\n",
  1741. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1742. return;
  1743. }
  1744. count = iwl_read_targ_mem(priv, base);
  1745. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1746. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1747. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1748. priv->status, count);
  1749. }
  1750. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1751. pc = iwl_read_targ_mem(priv, base + 2 * sizeof(u32));
  1752. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1753. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1754. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1755. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1756. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1757. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1758. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1759. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1760. hcmd = iwl_read_targ_mem(priv, base + 22 * sizeof(u32));
  1761. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1762. blink1, blink2, ilink1, ilink2);
  1763. IWL_ERR(priv, "Desc Time "
  1764. "data1 data2 line\n");
  1765. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1766. desc_lookup(desc), desc, time, data1, data2, line);
  1767. IWL_ERR(priv, "pc blink1 blink2 ilink1 ilink2 hcmd\n");
  1768. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n",
  1769. pc, blink1, blink2, ilink1, ilink2, hcmd);
  1770. }
  1771. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1772. /**
  1773. * iwl_print_event_log - Dump error event log to syslog
  1774. *
  1775. */
  1776. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1777. u32 num_events, u32 mode,
  1778. int pos, char **buf, size_t bufsz)
  1779. {
  1780. u32 i;
  1781. u32 base; /* SRAM byte address of event log header */
  1782. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1783. u32 ptr; /* SRAM byte address of log data */
  1784. u32 ev, time, data; /* event log data */
  1785. unsigned long reg_flags;
  1786. if (num_events == 0)
  1787. return pos;
  1788. if (priv->ucode_type == UCODE_INIT)
  1789. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1790. else
  1791. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1792. if (mode == 0)
  1793. event_size = 2 * sizeof(u32);
  1794. else
  1795. event_size = 3 * sizeof(u32);
  1796. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1797. /* Make sure device is powered up for SRAM reads */
  1798. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1799. iwl_grab_nic_access(priv);
  1800. /* Set starting address; reads will auto-increment */
  1801. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1802. rmb();
  1803. /* "time" is actually "data" for mode 0 (no timestamp).
  1804. * place event id # at far right for easier visual parsing. */
  1805. for (i = 0; i < num_events; i++) {
  1806. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1807. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1808. if (mode == 0) {
  1809. /* data, ev */
  1810. if (bufsz) {
  1811. pos += scnprintf(*buf + pos, bufsz - pos,
  1812. "EVT_LOG:0x%08x:%04u\n",
  1813. time, ev);
  1814. } else {
  1815. trace_iwlwifi_dev_ucode_event(priv, 0,
  1816. time, ev);
  1817. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1818. time, ev);
  1819. }
  1820. } else {
  1821. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1822. if (bufsz) {
  1823. pos += scnprintf(*buf + pos, bufsz - pos,
  1824. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1825. time, data, ev);
  1826. } else {
  1827. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1828. time, data, ev);
  1829. trace_iwlwifi_dev_ucode_event(priv, time,
  1830. data, ev);
  1831. }
  1832. }
  1833. }
  1834. /* Allow device to power down */
  1835. iwl_release_nic_access(priv);
  1836. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1837. return pos;
  1838. }
  1839. /**
  1840. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1841. */
  1842. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1843. u32 num_wraps, u32 next_entry,
  1844. u32 size, u32 mode,
  1845. int pos, char **buf, size_t bufsz)
  1846. {
  1847. /*
  1848. * display the newest DEFAULT_LOG_ENTRIES entries
  1849. * i.e the entries just before the next ont that uCode would fill.
  1850. */
  1851. if (num_wraps) {
  1852. if (next_entry < size) {
  1853. pos = iwl_print_event_log(priv,
  1854. capacity - (size - next_entry),
  1855. size - next_entry, mode,
  1856. pos, buf, bufsz);
  1857. pos = iwl_print_event_log(priv, 0,
  1858. next_entry, mode,
  1859. pos, buf, bufsz);
  1860. } else
  1861. pos = iwl_print_event_log(priv, next_entry - size,
  1862. size, mode, pos, buf, bufsz);
  1863. } else {
  1864. if (next_entry < size) {
  1865. pos = iwl_print_event_log(priv, 0, next_entry,
  1866. mode, pos, buf, bufsz);
  1867. } else {
  1868. pos = iwl_print_event_log(priv, next_entry - size,
  1869. size, mode, pos, buf, bufsz);
  1870. }
  1871. }
  1872. return pos;
  1873. }
  1874. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1875. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1876. char **buf, bool display)
  1877. {
  1878. u32 base; /* SRAM byte address of event log header */
  1879. u32 capacity; /* event log capacity in # entries */
  1880. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1881. u32 num_wraps; /* # times uCode wrapped to top of log */
  1882. u32 next_entry; /* index of next entry to be written by uCode */
  1883. u32 size; /* # entries that we'll print */
  1884. int pos = 0;
  1885. size_t bufsz = 0;
  1886. if (priv->ucode_type == UCODE_INIT)
  1887. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1888. else
  1889. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1890. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1891. IWL_ERR(priv,
  1892. "Invalid event log pointer 0x%08X for %s uCode\n",
  1893. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1894. return -EINVAL;
  1895. }
  1896. /* event log header */
  1897. capacity = iwl_read_targ_mem(priv, base);
  1898. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1899. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1900. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1901. if (capacity > priv->cfg->max_event_log_size) {
  1902. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1903. capacity, priv->cfg->max_event_log_size);
  1904. capacity = priv->cfg->max_event_log_size;
  1905. }
  1906. if (next_entry > priv->cfg->max_event_log_size) {
  1907. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1908. next_entry, priv->cfg->max_event_log_size);
  1909. next_entry = priv->cfg->max_event_log_size;
  1910. }
  1911. size = num_wraps ? capacity : next_entry;
  1912. /* bail out if nothing in log */
  1913. if (size == 0) {
  1914. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1915. return pos;
  1916. }
  1917. #ifdef CONFIG_IWLWIFI_DEBUG
  1918. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1919. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1920. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1921. #else
  1922. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1923. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1924. #endif
  1925. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1926. size);
  1927. #ifdef CONFIG_IWLWIFI_DEBUG
  1928. if (display) {
  1929. if (full_log)
  1930. bufsz = capacity * 48;
  1931. else
  1932. bufsz = size * 48;
  1933. *buf = kmalloc(bufsz, GFP_KERNEL);
  1934. if (!*buf)
  1935. return -ENOMEM;
  1936. }
  1937. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1938. /*
  1939. * if uCode has wrapped back to top of log,
  1940. * start at the oldest entry,
  1941. * i.e the next one that uCode would fill.
  1942. */
  1943. if (num_wraps)
  1944. pos = iwl_print_event_log(priv, next_entry,
  1945. capacity - next_entry, mode,
  1946. pos, buf, bufsz);
  1947. /* (then/else) start at top of log */
  1948. pos = iwl_print_event_log(priv, 0,
  1949. next_entry, mode, pos, buf, bufsz);
  1950. } else
  1951. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1952. next_entry, size, mode,
  1953. pos, buf, bufsz);
  1954. #else
  1955. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1956. next_entry, size, mode,
  1957. pos, buf, bufsz);
  1958. #endif
  1959. return pos;
  1960. }
  1961. /**
  1962. * iwl_alive_start - called after REPLY_ALIVE notification received
  1963. * from protocol/runtime uCode (initialization uCode's
  1964. * Alive gets handled by iwl_init_alive_start()).
  1965. */
  1966. static void iwl_alive_start(struct iwl_priv *priv)
  1967. {
  1968. int ret = 0;
  1969. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1970. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1971. /* We had an error bringing up the hardware, so take it
  1972. * all the way back down so we can try again */
  1973. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1974. goto restart;
  1975. }
  1976. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1977. * This is a paranoid check, because we would not have gotten the
  1978. * "runtime" alive if code weren't properly loaded. */
  1979. if (iwl_verify_ucode(priv)) {
  1980. /* Runtime instruction load was bad;
  1981. * take it all the way back down so we can try again */
  1982. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1983. goto restart;
  1984. }
  1985. ret = priv->cfg->ops->lib->alive_notify(priv);
  1986. if (ret) {
  1987. IWL_WARN(priv,
  1988. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1989. goto restart;
  1990. }
  1991. /* After the ALIVE response, we can send host commands to the uCode */
  1992. set_bit(STATUS_ALIVE, &priv->status);
  1993. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  1994. /* Enable timer to monitor the driver queues */
  1995. mod_timer(&priv->monitor_recover,
  1996. jiffies +
  1997. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  1998. }
  1999. if (iwl_is_rfkill(priv))
  2000. return;
  2001. ieee80211_wake_queues(priv->hw);
  2002. priv->active_rate = IWL_RATES_MASK;
  2003. /* Configure Tx antenna selection based on H/W config */
  2004. if (priv->cfg->ops->hcmd->set_tx_ant)
  2005. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  2006. if (iwl_is_associated(priv)) {
  2007. struct iwl_rxon_cmd *active_rxon =
  2008. (struct iwl_rxon_cmd *)&priv->active_rxon;
  2009. /* apply any changes in staging */
  2010. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2011. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2012. } else {
  2013. /* Initialize our rx_config data */
  2014. iwl_connection_init_rx_config(priv, NULL);
  2015. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2016. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2017. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2018. }
  2019. /* Configure Bluetooth device coexistence support */
  2020. priv->cfg->ops->hcmd->send_bt_config(priv);
  2021. iwl_reset_run_time_calib(priv);
  2022. /* Configure the adapter for unassociated operation */
  2023. iwlcore_commit_rxon(priv);
  2024. /* At this point, the NIC is initialized and operational */
  2025. iwl_rf_kill_ct_config(priv);
  2026. iwl_leds_init(priv);
  2027. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2028. set_bit(STATUS_READY, &priv->status);
  2029. wake_up_interruptible(&priv->wait_command_queue);
  2030. iwl_power_update_mode(priv, true);
  2031. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  2032. return;
  2033. restart:
  2034. queue_work(priv->workqueue, &priv->restart);
  2035. }
  2036. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  2037. static void __iwl_down(struct iwl_priv *priv)
  2038. {
  2039. unsigned long flags;
  2040. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2041. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2042. if (!exit_pending)
  2043. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2044. iwl_clear_ucode_stations(priv);
  2045. iwl_dealloc_bcast_station(priv);
  2046. iwl_clear_driver_stations(priv);
  2047. /* Unblock any waiting calls */
  2048. wake_up_interruptible_all(&priv->wait_command_queue);
  2049. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2050. * exiting the module */
  2051. if (!exit_pending)
  2052. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2053. /* stop and reset the on-board processor */
  2054. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2055. /* tell the device to stop sending interrupts */
  2056. spin_lock_irqsave(&priv->lock, flags);
  2057. iwl_disable_interrupts(priv);
  2058. spin_unlock_irqrestore(&priv->lock, flags);
  2059. iwl_synchronize_irq(priv);
  2060. if (priv->mac80211_registered)
  2061. ieee80211_stop_queues(priv->hw);
  2062. /* If we have not previously called iwl_init() then
  2063. * clear all bits but the RF Kill bit and return */
  2064. if (!iwl_is_init(priv)) {
  2065. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2066. STATUS_RF_KILL_HW |
  2067. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2068. STATUS_GEO_CONFIGURED |
  2069. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2070. STATUS_EXIT_PENDING;
  2071. goto exit;
  2072. }
  2073. /* ...otherwise clear out all the status bits but the RF Kill
  2074. * bit and continue taking the NIC down. */
  2075. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2076. STATUS_RF_KILL_HW |
  2077. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2078. STATUS_GEO_CONFIGURED |
  2079. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2080. STATUS_FW_ERROR |
  2081. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2082. STATUS_EXIT_PENDING;
  2083. /* device going down, Stop using ICT table */
  2084. iwl_disable_ict(priv);
  2085. iwlagn_txq_ctx_stop(priv);
  2086. iwlagn_rxq_stop(priv);
  2087. /* Power-down device's busmaster DMA clocks */
  2088. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2089. udelay(5);
  2090. /* Make sure (redundant) we've released our request to stay awake */
  2091. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2092. /* Stop the device, and put it in low power state */
  2093. priv->cfg->ops->lib->apm_ops.stop(priv);
  2094. exit:
  2095. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2096. if (priv->ibss_beacon)
  2097. dev_kfree_skb(priv->ibss_beacon);
  2098. priv->ibss_beacon = NULL;
  2099. /* clear out any free frames */
  2100. iwl_clear_free_frames(priv);
  2101. }
  2102. static void iwl_down(struct iwl_priv *priv)
  2103. {
  2104. mutex_lock(&priv->mutex);
  2105. __iwl_down(priv);
  2106. mutex_unlock(&priv->mutex);
  2107. iwl_cancel_deferred_work(priv);
  2108. }
  2109. #define HW_READY_TIMEOUT (50)
  2110. static int iwl_set_hw_ready(struct iwl_priv *priv)
  2111. {
  2112. int ret = 0;
  2113. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2114. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  2115. /* See if we got it */
  2116. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2117. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2118. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2119. HW_READY_TIMEOUT);
  2120. if (ret != -ETIMEDOUT)
  2121. priv->hw_ready = true;
  2122. else
  2123. priv->hw_ready = false;
  2124. IWL_DEBUG_INFO(priv, "hardware %s\n",
  2125. (priv->hw_ready == 1) ? "ready" : "not ready");
  2126. return ret;
  2127. }
  2128. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  2129. {
  2130. int ret = 0;
  2131. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  2132. ret = iwl_set_hw_ready(priv);
  2133. if (priv->hw_ready)
  2134. return ret;
  2135. /* If HW is not ready, prepare the conditions to check again */
  2136. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2137. CSR_HW_IF_CONFIG_REG_PREPARE);
  2138. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2139. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  2140. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  2141. /* HW should be ready by now, check again. */
  2142. if (ret != -ETIMEDOUT)
  2143. iwl_set_hw_ready(priv);
  2144. return ret;
  2145. }
  2146. #define MAX_HW_RESTARTS 5
  2147. static int __iwl_up(struct iwl_priv *priv)
  2148. {
  2149. int i;
  2150. int ret;
  2151. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2152. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2153. return -EIO;
  2154. }
  2155. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2156. IWL_ERR(priv, "ucode not available for device bringup\n");
  2157. return -EIO;
  2158. }
  2159. ret = iwl_alloc_bcast_station(priv, true);
  2160. if (ret)
  2161. return ret;
  2162. iwl_prepare_card_hw(priv);
  2163. if (!priv->hw_ready) {
  2164. IWL_WARN(priv, "Exit HW not ready\n");
  2165. return -EIO;
  2166. }
  2167. /* If platform's RF_KILL switch is NOT set to KILL */
  2168. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2169. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2170. else
  2171. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2172. if (iwl_is_rfkill(priv)) {
  2173. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  2174. iwl_enable_interrupts(priv);
  2175. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2176. return 0;
  2177. }
  2178. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2179. ret = iwlagn_hw_nic_init(priv);
  2180. if (ret) {
  2181. IWL_ERR(priv, "Unable to init nic\n");
  2182. return ret;
  2183. }
  2184. /* make sure rfkill handshake bits are cleared */
  2185. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2186. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2187. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2188. /* clear (again), then enable host interrupts */
  2189. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2190. iwl_enable_interrupts(priv);
  2191. /* really make sure rfkill handshake bits are cleared */
  2192. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2193. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2194. /* Copy original ucode data image from disk into backup cache.
  2195. * This will be used to initialize the on-board processor's
  2196. * data SRAM for a clean start when the runtime program first loads. */
  2197. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2198. priv->ucode_data.len);
  2199. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2200. /* load bootstrap state machine,
  2201. * load bootstrap program into processor's memory,
  2202. * prepare to load the "initialize" uCode */
  2203. ret = priv->cfg->ops->lib->load_ucode(priv);
  2204. if (ret) {
  2205. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2206. ret);
  2207. continue;
  2208. }
  2209. /* start card; "initialize" will load runtime ucode */
  2210. iwl_nic_start(priv);
  2211. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2212. return 0;
  2213. }
  2214. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2215. __iwl_down(priv);
  2216. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2217. /* tried to restart and config the device for as long as our
  2218. * patience could withstand */
  2219. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2220. return -EIO;
  2221. }
  2222. /*****************************************************************************
  2223. *
  2224. * Workqueue callbacks
  2225. *
  2226. *****************************************************************************/
  2227. static void iwl_bg_init_alive_start(struct work_struct *data)
  2228. {
  2229. struct iwl_priv *priv =
  2230. container_of(data, struct iwl_priv, init_alive_start.work);
  2231. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2232. return;
  2233. mutex_lock(&priv->mutex);
  2234. priv->cfg->ops->lib->init_alive_start(priv);
  2235. mutex_unlock(&priv->mutex);
  2236. }
  2237. static void iwl_bg_alive_start(struct work_struct *data)
  2238. {
  2239. struct iwl_priv *priv =
  2240. container_of(data, struct iwl_priv, alive_start.work);
  2241. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2242. return;
  2243. /* enable dram interrupt */
  2244. iwl_reset_ict(priv);
  2245. mutex_lock(&priv->mutex);
  2246. iwl_alive_start(priv);
  2247. mutex_unlock(&priv->mutex);
  2248. }
  2249. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2250. {
  2251. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2252. run_time_calib_work);
  2253. mutex_lock(&priv->mutex);
  2254. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2255. test_bit(STATUS_SCANNING, &priv->status)) {
  2256. mutex_unlock(&priv->mutex);
  2257. return;
  2258. }
  2259. if (priv->start_calib) {
  2260. iwl_chain_noise_calibration(priv, &priv->statistics);
  2261. iwl_sensitivity_calibration(priv, &priv->statistics);
  2262. }
  2263. mutex_unlock(&priv->mutex);
  2264. return;
  2265. }
  2266. static void iwl_bg_restart(struct work_struct *data)
  2267. {
  2268. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2269. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2270. return;
  2271. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2272. mutex_lock(&priv->mutex);
  2273. priv->vif = NULL;
  2274. priv->is_open = 0;
  2275. mutex_unlock(&priv->mutex);
  2276. iwl_down(priv);
  2277. ieee80211_restart_hw(priv->hw);
  2278. } else {
  2279. iwl_down(priv);
  2280. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2281. return;
  2282. mutex_lock(&priv->mutex);
  2283. __iwl_up(priv);
  2284. mutex_unlock(&priv->mutex);
  2285. }
  2286. }
  2287. static void iwl_bg_rx_replenish(struct work_struct *data)
  2288. {
  2289. struct iwl_priv *priv =
  2290. container_of(data, struct iwl_priv, rx_replenish);
  2291. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2292. return;
  2293. mutex_lock(&priv->mutex);
  2294. iwlagn_rx_replenish(priv);
  2295. mutex_unlock(&priv->mutex);
  2296. }
  2297. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2298. void iwl_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2299. {
  2300. struct ieee80211_conf *conf = NULL;
  2301. int ret = 0;
  2302. if (!vif || !priv->is_open)
  2303. return;
  2304. if (vif->type == NL80211_IFTYPE_AP) {
  2305. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2306. return;
  2307. }
  2308. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2309. return;
  2310. iwl_scan_cancel_timeout(priv, 200);
  2311. conf = ieee80211_get_hw_conf(priv->hw);
  2312. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2313. iwlcore_commit_rxon(priv);
  2314. iwl_setup_rxon_timing(priv, vif);
  2315. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2316. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2317. if (ret)
  2318. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2319. "Attempting to continue.\n");
  2320. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2321. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2322. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2323. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2324. priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
  2325. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2326. vif->bss_conf.aid, vif->bss_conf.beacon_int);
  2327. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2328. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2329. else
  2330. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2331. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2332. if (vif->bss_conf.assoc_capability &
  2333. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2334. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2335. else
  2336. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2337. if (vif->type == NL80211_IFTYPE_ADHOC)
  2338. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2339. }
  2340. iwlcore_commit_rxon(priv);
  2341. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2342. vif->bss_conf.aid, priv->active_rxon.bssid_addr);
  2343. switch (vif->type) {
  2344. case NL80211_IFTYPE_STATION:
  2345. break;
  2346. case NL80211_IFTYPE_ADHOC:
  2347. iwl_send_beacon_cmd(priv);
  2348. break;
  2349. default:
  2350. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2351. __func__, vif->type);
  2352. break;
  2353. }
  2354. /* the chain noise calibration will enabled PM upon completion
  2355. * If chain noise has already been run, then we need to enable
  2356. * power management here */
  2357. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2358. iwl_power_update_mode(priv, false);
  2359. /* Enable Rx differential gain and sensitivity calibrations */
  2360. iwl_chain_noise_reset(priv);
  2361. priv->start_calib = 1;
  2362. }
  2363. /*****************************************************************************
  2364. *
  2365. * mac80211 entry point functions
  2366. *
  2367. *****************************************************************************/
  2368. #define UCODE_READY_TIMEOUT (4 * HZ)
  2369. /*
  2370. * Not a mac80211 entry point function, but it fits in with all the
  2371. * other mac80211 functions grouped here.
  2372. */
  2373. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2374. struct iwlagn_ucode_capabilities *capa)
  2375. {
  2376. int ret;
  2377. struct ieee80211_hw *hw = priv->hw;
  2378. hw->rate_control_algorithm = "iwl-agn-rs";
  2379. /* Tell mac80211 our characteristics */
  2380. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2381. IEEE80211_HW_AMPDU_AGGREGATION |
  2382. IEEE80211_HW_SPECTRUM_MGMT;
  2383. if (!priv->cfg->broken_powersave)
  2384. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2385. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2386. if (priv->cfg->sku & IWL_SKU_N)
  2387. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2388. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2389. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2390. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2391. hw->wiphy->interface_modes =
  2392. BIT(NL80211_IFTYPE_STATION) |
  2393. BIT(NL80211_IFTYPE_ADHOC);
  2394. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2395. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2396. /*
  2397. * For now, disable PS by default because it affects
  2398. * RX performance significantly.
  2399. */
  2400. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2401. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2402. /* we create the 802.11 header and a zero-length SSID element */
  2403. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2404. /* Default value; 4 EDCA QOS priorities */
  2405. hw->queues = 4;
  2406. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2407. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2408. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2409. &priv->bands[IEEE80211_BAND_2GHZ];
  2410. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2411. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2412. &priv->bands[IEEE80211_BAND_5GHZ];
  2413. ret = ieee80211_register_hw(priv->hw);
  2414. if (ret) {
  2415. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2416. return ret;
  2417. }
  2418. priv->mac80211_registered = 1;
  2419. return 0;
  2420. }
  2421. static int iwl_mac_start(struct ieee80211_hw *hw)
  2422. {
  2423. struct iwl_priv *priv = hw->priv;
  2424. int ret;
  2425. IWL_DEBUG_MAC80211(priv, "enter\n");
  2426. /* we should be verifying the device is ready to be opened */
  2427. mutex_lock(&priv->mutex);
  2428. ret = __iwl_up(priv);
  2429. mutex_unlock(&priv->mutex);
  2430. if (ret)
  2431. return ret;
  2432. if (iwl_is_rfkill(priv))
  2433. goto out;
  2434. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2435. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2436. * mac80211 will not be run successfully. */
  2437. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2438. test_bit(STATUS_READY, &priv->status),
  2439. UCODE_READY_TIMEOUT);
  2440. if (!ret) {
  2441. if (!test_bit(STATUS_READY, &priv->status)) {
  2442. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2443. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2444. return -ETIMEDOUT;
  2445. }
  2446. }
  2447. iwl_led_start(priv);
  2448. out:
  2449. priv->is_open = 1;
  2450. IWL_DEBUG_MAC80211(priv, "leave\n");
  2451. return 0;
  2452. }
  2453. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2454. {
  2455. struct iwl_priv *priv = hw->priv;
  2456. IWL_DEBUG_MAC80211(priv, "enter\n");
  2457. if (!priv->is_open)
  2458. return;
  2459. priv->is_open = 0;
  2460. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2461. /* stop mac, cancel any scan request and clear
  2462. * RXON_FILTER_ASSOC_MSK BIT
  2463. */
  2464. mutex_lock(&priv->mutex);
  2465. iwl_scan_cancel_timeout(priv, 100);
  2466. mutex_unlock(&priv->mutex);
  2467. }
  2468. iwl_down(priv);
  2469. flush_workqueue(priv->workqueue);
  2470. /* enable interrupts again in order to receive rfkill changes */
  2471. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2472. iwl_enable_interrupts(priv);
  2473. IWL_DEBUG_MAC80211(priv, "leave\n");
  2474. }
  2475. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2476. {
  2477. struct iwl_priv *priv = hw->priv;
  2478. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2479. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2480. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2481. if (iwlagn_tx_skb(priv, skb))
  2482. dev_kfree_skb_any(skb);
  2483. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2484. return NETDEV_TX_OK;
  2485. }
  2486. void iwl_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2487. {
  2488. int ret = 0;
  2489. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2490. return;
  2491. /* The following should be done only at AP bring up */
  2492. if (!iwl_is_associated(priv)) {
  2493. /* RXON - unassoc (to set timing command) */
  2494. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2495. iwlcore_commit_rxon(priv);
  2496. /* RXON Timing */
  2497. iwl_setup_rxon_timing(priv, vif);
  2498. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2499. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2500. if (ret)
  2501. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2502. "Attempting to continue.\n");
  2503. /* AP has all antennas */
  2504. priv->chain_noise_data.active_chains =
  2505. priv->hw_params.valid_rx_ant;
  2506. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2507. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2508. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2509. priv->staging_rxon.assoc_id = 0;
  2510. if (vif->bss_conf.assoc_capability &
  2511. WLAN_CAPABILITY_SHORT_PREAMBLE)
  2512. priv->staging_rxon.flags |=
  2513. RXON_FLG_SHORT_PREAMBLE_MSK;
  2514. else
  2515. priv->staging_rxon.flags &=
  2516. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2517. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2518. if (vif->bss_conf.assoc_capability &
  2519. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2520. priv->staging_rxon.flags |=
  2521. RXON_FLG_SHORT_SLOT_MSK;
  2522. else
  2523. priv->staging_rxon.flags &=
  2524. ~RXON_FLG_SHORT_SLOT_MSK;
  2525. if (vif->type == NL80211_IFTYPE_ADHOC)
  2526. priv->staging_rxon.flags &=
  2527. ~RXON_FLG_SHORT_SLOT_MSK;
  2528. }
  2529. /* restore RXON assoc */
  2530. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2531. iwlcore_commit_rxon(priv);
  2532. }
  2533. iwl_send_beacon_cmd(priv);
  2534. /* FIXME - we need to add code here to detect a totally new
  2535. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2536. * clear sta table, add BCAST sta... */
  2537. }
  2538. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2539. struct ieee80211_vif *vif,
  2540. struct ieee80211_key_conf *keyconf,
  2541. struct ieee80211_sta *sta,
  2542. u32 iv32, u16 *phase1key)
  2543. {
  2544. struct iwl_priv *priv = hw->priv;
  2545. IWL_DEBUG_MAC80211(priv, "enter\n");
  2546. iwl_update_tkip_key(priv, keyconf, sta,
  2547. iv32, phase1key);
  2548. IWL_DEBUG_MAC80211(priv, "leave\n");
  2549. }
  2550. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2551. struct ieee80211_vif *vif,
  2552. struct ieee80211_sta *sta,
  2553. struct ieee80211_key_conf *key)
  2554. {
  2555. struct iwl_priv *priv = hw->priv;
  2556. int ret;
  2557. u8 sta_id;
  2558. bool is_default_wep_key = false;
  2559. IWL_DEBUG_MAC80211(priv, "enter\n");
  2560. if (priv->cfg->mod_params->sw_crypto) {
  2561. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2562. return -EOPNOTSUPP;
  2563. }
  2564. sta_id = iwl_sta_id_or_broadcast(priv, sta);
  2565. if (sta_id == IWL_INVALID_STATION)
  2566. return -EINVAL;
  2567. mutex_lock(&priv->mutex);
  2568. iwl_scan_cancel_timeout(priv, 100);
  2569. /*
  2570. * If we are getting WEP group key and we didn't receive any key mapping
  2571. * so far, we are in legacy wep mode (group key only), otherwise we are
  2572. * in 1X mode.
  2573. * In legacy wep mode, we use another host command to the uCode.
  2574. */
  2575. if (key->alg == ALG_WEP && !sta && vif->type != NL80211_IFTYPE_AP) {
  2576. if (cmd == SET_KEY)
  2577. is_default_wep_key = !priv->key_mapping_key;
  2578. else
  2579. is_default_wep_key =
  2580. (key->hw_key_idx == HW_KEY_DEFAULT);
  2581. }
  2582. switch (cmd) {
  2583. case SET_KEY:
  2584. if (is_default_wep_key)
  2585. ret = iwl_set_default_wep_key(priv, key);
  2586. else
  2587. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2588. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2589. break;
  2590. case DISABLE_KEY:
  2591. if (is_default_wep_key)
  2592. ret = iwl_remove_default_wep_key(priv, key);
  2593. else
  2594. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2595. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2596. break;
  2597. default:
  2598. ret = -EINVAL;
  2599. }
  2600. mutex_unlock(&priv->mutex);
  2601. IWL_DEBUG_MAC80211(priv, "leave\n");
  2602. return ret;
  2603. }
  2604. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2605. struct ieee80211_vif *vif,
  2606. enum ieee80211_ampdu_mlme_action action,
  2607. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2608. {
  2609. struct iwl_priv *priv = hw->priv;
  2610. int ret;
  2611. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2612. sta->addr, tid);
  2613. if (!(priv->cfg->sku & IWL_SKU_N))
  2614. return -EACCES;
  2615. switch (action) {
  2616. case IEEE80211_AMPDU_RX_START:
  2617. IWL_DEBUG_HT(priv, "start Rx\n");
  2618. return iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2619. case IEEE80211_AMPDU_RX_STOP:
  2620. IWL_DEBUG_HT(priv, "stop Rx\n");
  2621. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2622. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2623. return 0;
  2624. else
  2625. return ret;
  2626. case IEEE80211_AMPDU_TX_START:
  2627. IWL_DEBUG_HT(priv, "start Tx\n");
  2628. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2629. if (ret == 0) {
  2630. priv->_agn.agg_tids_count++;
  2631. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2632. priv->_agn.agg_tids_count);
  2633. }
  2634. return ret;
  2635. case IEEE80211_AMPDU_TX_STOP:
  2636. IWL_DEBUG_HT(priv, "stop Tx\n");
  2637. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2638. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2639. priv->_agn.agg_tids_count--;
  2640. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2641. priv->_agn.agg_tids_count);
  2642. }
  2643. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2644. return 0;
  2645. else
  2646. return ret;
  2647. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2648. /* do nothing */
  2649. return -EOPNOTSUPP;
  2650. default:
  2651. IWL_DEBUG_HT(priv, "unknown\n");
  2652. return -EINVAL;
  2653. break;
  2654. }
  2655. return 0;
  2656. }
  2657. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2658. struct ieee80211_vif *vif,
  2659. enum sta_notify_cmd cmd,
  2660. struct ieee80211_sta *sta)
  2661. {
  2662. struct iwl_priv *priv = hw->priv;
  2663. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2664. int sta_id;
  2665. switch (cmd) {
  2666. case STA_NOTIFY_SLEEP:
  2667. WARN_ON(!sta_priv->client);
  2668. sta_priv->asleep = true;
  2669. if (atomic_read(&sta_priv->pending_frames) > 0)
  2670. ieee80211_sta_block_awake(hw, sta, true);
  2671. break;
  2672. case STA_NOTIFY_AWAKE:
  2673. WARN_ON(!sta_priv->client);
  2674. if (!sta_priv->asleep)
  2675. break;
  2676. sta_priv->asleep = false;
  2677. sta_id = iwl_sta_id(sta);
  2678. if (sta_id != IWL_INVALID_STATION)
  2679. iwl_sta_modify_ps_wake(priv, sta_id);
  2680. break;
  2681. default:
  2682. break;
  2683. }
  2684. }
  2685. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2686. struct ieee80211_vif *vif,
  2687. struct ieee80211_sta *sta)
  2688. {
  2689. struct iwl_priv *priv = hw->priv;
  2690. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2691. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2692. int ret;
  2693. u8 sta_id;
  2694. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2695. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2696. sta->addr);
  2697. atomic_set(&sta_priv->pending_frames, 0);
  2698. if (vif->type == NL80211_IFTYPE_AP)
  2699. sta_priv->client = true;
  2700. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2701. &sta_id);
  2702. if (ret) {
  2703. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2704. sta->addr, ret);
  2705. /* Should we return success if return code is EEXIST ? */
  2706. return ret;
  2707. }
  2708. sta_priv->common.sta_id = sta_id;
  2709. /* Initialize rate scaling */
  2710. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2711. sta->addr);
  2712. iwl_rs_rate_init(priv, sta, sta_id);
  2713. return 0;
  2714. }
  2715. /*****************************************************************************
  2716. *
  2717. * sysfs attributes
  2718. *
  2719. *****************************************************************************/
  2720. #ifdef CONFIG_IWLWIFI_DEBUG
  2721. /*
  2722. * The following adds a new attribute to the sysfs representation
  2723. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2724. * used for controlling the debug level.
  2725. *
  2726. * See the level definitions in iwl for details.
  2727. *
  2728. * The debug_level being managed using sysfs below is a per device debug
  2729. * level that is used instead of the global debug level if it (the per
  2730. * device debug level) is set.
  2731. */
  2732. static ssize_t show_debug_level(struct device *d,
  2733. struct device_attribute *attr, char *buf)
  2734. {
  2735. struct iwl_priv *priv = dev_get_drvdata(d);
  2736. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2737. }
  2738. static ssize_t store_debug_level(struct device *d,
  2739. struct device_attribute *attr,
  2740. const char *buf, size_t count)
  2741. {
  2742. struct iwl_priv *priv = dev_get_drvdata(d);
  2743. unsigned long val;
  2744. int ret;
  2745. ret = strict_strtoul(buf, 0, &val);
  2746. if (ret)
  2747. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2748. else {
  2749. priv->debug_level = val;
  2750. if (iwl_alloc_traffic_mem(priv))
  2751. IWL_ERR(priv,
  2752. "Not enough memory to generate traffic log\n");
  2753. }
  2754. return strnlen(buf, count);
  2755. }
  2756. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2757. show_debug_level, store_debug_level);
  2758. #endif /* CONFIG_IWLWIFI_DEBUG */
  2759. static ssize_t show_temperature(struct device *d,
  2760. struct device_attribute *attr, char *buf)
  2761. {
  2762. struct iwl_priv *priv = dev_get_drvdata(d);
  2763. if (!iwl_is_alive(priv))
  2764. return -EAGAIN;
  2765. return sprintf(buf, "%d\n", priv->temperature);
  2766. }
  2767. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2768. static ssize_t show_tx_power(struct device *d,
  2769. struct device_attribute *attr, char *buf)
  2770. {
  2771. struct iwl_priv *priv = dev_get_drvdata(d);
  2772. if (!iwl_is_ready_rf(priv))
  2773. return sprintf(buf, "off\n");
  2774. else
  2775. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2776. }
  2777. static ssize_t store_tx_power(struct device *d,
  2778. struct device_attribute *attr,
  2779. const char *buf, size_t count)
  2780. {
  2781. struct iwl_priv *priv = dev_get_drvdata(d);
  2782. unsigned long val;
  2783. int ret;
  2784. ret = strict_strtoul(buf, 10, &val);
  2785. if (ret)
  2786. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2787. else {
  2788. ret = iwl_set_tx_power(priv, val, false);
  2789. if (ret)
  2790. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2791. ret);
  2792. else
  2793. ret = count;
  2794. }
  2795. return ret;
  2796. }
  2797. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2798. static ssize_t show_rts_ht_protection(struct device *d,
  2799. struct device_attribute *attr, char *buf)
  2800. {
  2801. struct iwl_priv *priv = dev_get_drvdata(d);
  2802. return sprintf(buf, "%s\n",
  2803. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2804. }
  2805. static ssize_t store_rts_ht_protection(struct device *d,
  2806. struct device_attribute *attr,
  2807. const char *buf, size_t count)
  2808. {
  2809. struct iwl_priv *priv = dev_get_drvdata(d);
  2810. unsigned long val;
  2811. int ret;
  2812. ret = strict_strtoul(buf, 10, &val);
  2813. if (ret)
  2814. IWL_INFO(priv, "Input is not in decimal form.\n");
  2815. else {
  2816. if (!iwl_is_associated(priv))
  2817. priv->cfg->use_rts_for_ht = val ? true : false;
  2818. else
  2819. IWL_ERR(priv, "Sta associated with AP - "
  2820. "Change protection mechanism is not allowed\n");
  2821. ret = count;
  2822. }
  2823. return ret;
  2824. }
  2825. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2826. show_rts_ht_protection, store_rts_ht_protection);
  2827. /*****************************************************************************
  2828. *
  2829. * driver setup and teardown
  2830. *
  2831. *****************************************************************************/
  2832. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2833. {
  2834. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2835. init_waitqueue_head(&priv->wait_command_queue);
  2836. INIT_WORK(&priv->restart, iwl_bg_restart);
  2837. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2838. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2839. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2840. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2841. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2842. iwl_setup_scan_deferred_work(priv);
  2843. if (priv->cfg->ops->lib->setup_deferred_work)
  2844. priv->cfg->ops->lib->setup_deferred_work(priv);
  2845. init_timer(&priv->statistics_periodic);
  2846. priv->statistics_periodic.data = (unsigned long)priv;
  2847. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2848. init_timer(&priv->ucode_trace);
  2849. priv->ucode_trace.data = (unsigned long)priv;
  2850. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2851. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2852. init_timer(&priv->monitor_recover);
  2853. priv->monitor_recover.data = (unsigned long)priv;
  2854. priv->monitor_recover.function =
  2855. priv->cfg->ops->lib->recover_from_tx_stall;
  2856. }
  2857. if (!priv->cfg->use_isr_legacy)
  2858. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2859. iwl_irq_tasklet, (unsigned long)priv);
  2860. else
  2861. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2862. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2863. }
  2864. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2865. {
  2866. if (priv->cfg->ops->lib->cancel_deferred_work)
  2867. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2868. cancel_delayed_work_sync(&priv->init_alive_start);
  2869. cancel_delayed_work(&priv->scan_check);
  2870. cancel_work_sync(&priv->start_internal_scan);
  2871. cancel_delayed_work(&priv->alive_start);
  2872. cancel_work_sync(&priv->beacon_update);
  2873. del_timer_sync(&priv->statistics_periodic);
  2874. del_timer_sync(&priv->ucode_trace);
  2875. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2876. del_timer_sync(&priv->monitor_recover);
  2877. }
  2878. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2879. struct ieee80211_rate *rates)
  2880. {
  2881. int i;
  2882. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2883. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2884. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2885. rates[i].hw_value_short = i;
  2886. rates[i].flags = 0;
  2887. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2888. /*
  2889. * If CCK != 1M then set short preamble rate flag.
  2890. */
  2891. rates[i].flags |=
  2892. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2893. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2894. }
  2895. }
  2896. }
  2897. static int iwl_init_drv(struct iwl_priv *priv)
  2898. {
  2899. int ret;
  2900. priv->ibss_beacon = NULL;
  2901. spin_lock_init(&priv->sta_lock);
  2902. spin_lock_init(&priv->hcmd_lock);
  2903. INIT_LIST_HEAD(&priv->free_frames);
  2904. mutex_init(&priv->mutex);
  2905. mutex_init(&priv->sync_cmd_mutex);
  2906. priv->ieee_channels = NULL;
  2907. priv->ieee_rates = NULL;
  2908. priv->band = IEEE80211_BAND_2GHZ;
  2909. priv->iw_mode = NL80211_IFTYPE_STATION;
  2910. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2911. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2912. priv->_agn.agg_tids_count = 0;
  2913. /* initialize force reset */
  2914. priv->force_reset[IWL_RF_RESET].reset_duration =
  2915. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2916. priv->force_reset[IWL_FW_RESET].reset_duration =
  2917. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2918. /* Choose which receivers/antennas to use */
  2919. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2920. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2921. iwl_init_scan_params(priv);
  2922. /* Set the tx_power_user_lmt to the lowest power level
  2923. * this value will get overwritten by channel max power avg
  2924. * from eeprom */
  2925. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  2926. ret = iwl_init_channel_map(priv);
  2927. if (ret) {
  2928. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2929. goto err;
  2930. }
  2931. ret = iwlcore_init_geos(priv);
  2932. if (ret) {
  2933. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2934. goto err_free_channel_map;
  2935. }
  2936. iwl_init_hw_rates(priv, priv->ieee_rates);
  2937. return 0;
  2938. err_free_channel_map:
  2939. iwl_free_channel_map(priv);
  2940. err:
  2941. return ret;
  2942. }
  2943. static void iwl_uninit_drv(struct iwl_priv *priv)
  2944. {
  2945. iwl_calib_free_results(priv);
  2946. iwlcore_free_geos(priv);
  2947. iwl_free_channel_map(priv);
  2948. kfree(priv->scan_cmd);
  2949. }
  2950. static struct attribute *iwl_sysfs_entries[] = {
  2951. &dev_attr_temperature.attr,
  2952. &dev_attr_tx_power.attr,
  2953. &dev_attr_rts_ht_protection.attr,
  2954. #ifdef CONFIG_IWLWIFI_DEBUG
  2955. &dev_attr_debug_level.attr,
  2956. #endif
  2957. NULL
  2958. };
  2959. static struct attribute_group iwl_attribute_group = {
  2960. .name = NULL, /* put in device directory */
  2961. .attrs = iwl_sysfs_entries,
  2962. };
  2963. static struct ieee80211_ops iwl_hw_ops = {
  2964. .tx = iwl_mac_tx,
  2965. .start = iwl_mac_start,
  2966. .stop = iwl_mac_stop,
  2967. .add_interface = iwl_mac_add_interface,
  2968. .remove_interface = iwl_mac_remove_interface,
  2969. .config = iwl_mac_config,
  2970. .configure_filter = iwl_configure_filter,
  2971. .set_key = iwl_mac_set_key,
  2972. .update_tkip_key = iwl_mac_update_tkip_key,
  2973. .conf_tx = iwl_mac_conf_tx,
  2974. .reset_tsf = iwl_mac_reset_tsf,
  2975. .bss_info_changed = iwl_bss_info_changed,
  2976. .ampdu_action = iwl_mac_ampdu_action,
  2977. .hw_scan = iwl_mac_hw_scan,
  2978. .sta_notify = iwl_mac_sta_notify,
  2979. .sta_add = iwlagn_mac_sta_add,
  2980. .sta_remove = iwl_mac_sta_remove,
  2981. };
  2982. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2983. {
  2984. int err = 0;
  2985. struct iwl_priv *priv;
  2986. struct ieee80211_hw *hw;
  2987. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2988. unsigned long flags;
  2989. u16 pci_cmd;
  2990. /************************
  2991. * 1. Allocating HW data
  2992. ************************/
  2993. /* Disabling hardware scan means that mac80211 will perform scans
  2994. * "the hard way", rather than using device's scan. */
  2995. if (cfg->mod_params->disable_hw_scan) {
  2996. if (iwl_debug_level & IWL_DL_INFO)
  2997. dev_printk(KERN_DEBUG, &(pdev->dev),
  2998. "Disabling hw_scan\n");
  2999. iwl_hw_ops.hw_scan = NULL;
  3000. }
  3001. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  3002. if (!hw) {
  3003. err = -ENOMEM;
  3004. goto out;
  3005. }
  3006. priv = hw->priv;
  3007. /* At this point both hw and priv are allocated. */
  3008. SET_IEEE80211_DEV(hw, &pdev->dev);
  3009. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3010. priv->cfg = cfg;
  3011. priv->pci_dev = pdev;
  3012. priv->inta_mask = CSR_INI_SET_MASK;
  3013. #ifdef CONFIG_IWLWIFI_DEBUG
  3014. atomic_set(&priv->restrict_refcnt, 0);
  3015. #endif
  3016. if (iwl_alloc_traffic_mem(priv))
  3017. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3018. /**************************
  3019. * 2. Initializing PCI bus
  3020. **************************/
  3021. if (pci_enable_device(pdev)) {
  3022. err = -ENODEV;
  3023. goto out_ieee80211_free_hw;
  3024. }
  3025. pci_set_master(pdev);
  3026. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  3027. if (!err)
  3028. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  3029. if (err) {
  3030. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3031. if (!err)
  3032. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3033. /* both attempts failed: */
  3034. if (err) {
  3035. IWL_WARN(priv, "No suitable DMA available.\n");
  3036. goto out_pci_disable_device;
  3037. }
  3038. }
  3039. err = pci_request_regions(pdev, DRV_NAME);
  3040. if (err)
  3041. goto out_pci_disable_device;
  3042. pci_set_drvdata(pdev, priv);
  3043. /***********************
  3044. * 3. Read REV register
  3045. ***********************/
  3046. priv->hw_base = pci_iomap(pdev, 0, 0);
  3047. if (!priv->hw_base) {
  3048. err = -ENODEV;
  3049. goto out_pci_release_regions;
  3050. }
  3051. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3052. (unsigned long long) pci_resource_len(pdev, 0));
  3053. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3054. /* these spin locks will be used in apm_ops.init and EEPROM access
  3055. * we should init now
  3056. */
  3057. spin_lock_init(&priv->reg_lock);
  3058. spin_lock_init(&priv->lock);
  3059. /*
  3060. * stop and reset the on-board processor just in case it is in a
  3061. * strange state ... like being left stranded by a primary kernel
  3062. * and this is now the kdump kernel trying to start up
  3063. */
  3064. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3065. iwl_hw_detect(priv);
  3066. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  3067. priv->cfg->name, priv->hw_rev);
  3068. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3069. * PCI Tx retries from interfering with C3 CPU state */
  3070. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3071. iwl_prepare_card_hw(priv);
  3072. if (!priv->hw_ready) {
  3073. IWL_WARN(priv, "Failed, HW not ready\n");
  3074. goto out_iounmap;
  3075. }
  3076. /*****************
  3077. * 4. Read EEPROM
  3078. *****************/
  3079. /* Read the EEPROM */
  3080. err = iwl_eeprom_init(priv);
  3081. if (err) {
  3082. IWL_ERR(priv, "Unable to init EEPROM\n");
  3083. goto out_iounmap;
  3084. }
  3085. err = iwl_eeprom_check_version(priv);
  3086. if (err)
  3087. goto out_free_eeprom;
  3088. /* extract MAC Address */
  3089. iwl_eeprom_get_mac(priv, priv->mac_addr);
  3090. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3091. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3092. /************************
  3093. * 5. Setup HW constants
  3094. ************************/
  3095. if (iwl_set_hw_params(priv)) {
  3096. IWL_ERR(priv, "failed to set hw parameters\n");
  3097. goto out_free_eeprom;
  3098. }
  3099. /*******************
  3100. * 6. Setup priv
  3101. *******************/
  3102. err = iwl_init_drv(priv);
  3103. if (err)
  3104. goto out_free_eeprom;
  3105. /* At this point both hw and priv are initialized. */
  3106. /********************
  3107. * 7. Setup services
  3108. ********************/
  3109. spin_lock_irqsave(&priv->lock, flags);
  3110. iwl_disable_interrupts(priv);
  3111. spin_unlock_irqrestore(&priv->lock, flags);
  3112. pci_enable_msi(priv->pci_dev);
  3113. iwl_alloc_isr_ict(priv);
  3114. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3115. IRQF_SHARED, DRV_NAME, priv);
  3116. if (err) {
  3117. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3118. goto out_disable_msi;
  3119. }
  3120. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3121. if (err) {
  3122. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3123. goto out_free_irq;
  3124. }
  3125. iwl_setup_deferred_work(priv);
  3126. iwl_setup_rx_handlers(priv);
  3127. /*********************************************
  3128. * 8. Enable interrupts and read RFKILL state
  3129. *********************************************/
  3130. /* enable interrupts if needed: hw bug w/a */
  3131. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3132. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3133. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3134. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3135. }
  3136. iwl_enable_interrupts(priv);
  3137. /* If platform's RF_KILL switch is NOT set to KILL */
  3138. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3139. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3140. else
  3141. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3142. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3143. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3144. iwl_power_initialize(priv);
  3145. iwl_tt_initialize(priv);
  3146. init_completion(&priv->_agn.firmware_loading_complete);
  3147. err = iwl_request_firmware(priv, true);
  3148. if (err)
  3149. goto out_remove_sysfs;
  3150. return 0;
  3151. out_remove_sysfs:
  3152. destroy_workqueue(priv->workqueue);
  3153. priv->workqueue = NULL;
  3154. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3155. out_free_irq:
  3156. free_irq(priv->pci_dev->irq, priv);
  3157. iwl_free_isr_ict(priv);
  3158. out_disable_msi:
  3159. pci_disable_msi(priv->pci_dev);
  3160. iwl_uninit_drv(priv);
  3161. out_free_eeprom:
  3162. iwl_eeprom_free(priv);
  3163. out_iounmap:
  3164. pci_iounmap(pdev, priv->hw_base);
  3165. out_pci_release_regions:
  3166. pci_set_drvdata(pdev, NULL);
  3167. pci_release_regions(pdev);
  3168. out_pci_disable_device:
  3169. pci_disable_device(pdev);
  3170. out_ieee80211_free_hw:
  3171. iwl_free_traffic_mem(priv);
  3172. ieee80211_free_hw(priv->hw);
  3173. out:
  3174. return err;
  3175. }
  3176. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3177. {
  3178. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3179. unsigned long flags;
  3180. if (!priv)
  3181. return;
  3182. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3183. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3184. iwl_dbgfs_unregister(priv);
  3185. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3186. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3187. * to be called and iwl_down since we are removing the device
  3188. * we need to set STATUS_EXIT_PENDING bit.
  3189. */
  3190. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3191. if (priv->mac80211_registered) {
  3192. ieee80211_unregister_hw(priv->hw);
  3193. priv->mac80211_registered = 0;
  3194. } else {
  3195. iwl_down(priv);
  3196. }
  3197. /*
  3198. * Make sure device is reset to low power before unloading driver.
  3199. * This may be redundant with iwl_down(), but there are paths to
  3200. * run iwl_down() without calling apm_ops.stop(), and there are
  3201. * paths to avoid running iwl_down() at all before leaving driver.
  3202. * This (inexpensive) call *makes sure* device is reset.
  3203. */
  3204. priv->cfg->ops->lib->apm_ops.stop(priv);
  3205. iwl_tt_exit(priv);
  3206. /* make sure we flush any pending irq or
  3207. * tasklet for the driver
  3208. */
  3209. spin_lock_irqsave(&priv->lock, flags);
  3210. iwl_disable_interrupts(priv);
  3211. spin_unlock_irqrestore(&priv->lock, flags);
  3212. iwl_synchronize_irq(priv);
  3213. iwl_dealloc_ucode_pci(priv);
  3214. if (priv->rxq.bd)
  3215. iwlagn_rx_queue_free(priv, &priv->rxq);
  3216. iwlagn_hw_txq_ctx_free(priv);
  3217. iwl_eeprom_free(priv);
  3218. /*netif_stop_queue(dev); */
  3219. flush_workqueue(priv->workqueue);
  3220. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3221. * priv->workqueue... so we can't take down the workqueue
  3222. * until now... */
  3223. destroy_workqueue(priv->workqueue);
  3224. priv->workqueue = NULL;
  3225. iwl_free_traffic_mem(priv);
  3226. free_irq(priv->pci_dev->irq, priv);
  3227. pci_disable_msi(priv->pci_dev);
  3228. pci_iounmap(pdev, priv->hw_base);
  3229. pci_release_regions(pdev);
  3230. pci_disable_device(pdev);
  3231. pci_set_drvdata(pdev, NULL);
  3232. iwl_uninit_drv(priv);
  3233. iwl_free_isr_ict(priv);
  3234. if (priv->ibss_beacon)
  3235. dev_kfree_skb(priv->ibss_beacon);
  3236. ieee80211_free_hw(priv->hw);
  3237. }
  3238. /*****************************************************************************
  3239. *
  3240. * driver and module entry point
  3241. *
  3242. *****************************************************************************/
  3243. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3244. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3245. #ifdef CONFIG_IWL4965
  3246. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3247. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3248. #endif /* CONFIG_IWL4965 */
  3249. #ifdef CONFIG_IWL5000
  3250. /* 5100 Series WiFi */
  3251. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3252. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3253. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3254. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3255. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3256. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3257. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3258. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3259. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3260. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3261. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3262. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3263. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3264. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3265. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3266. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3267. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3268. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3269. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3270. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3271. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3272. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3273. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3274. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3275. /* 5300 Series WiFi */
  3276. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3277. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3278. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3279. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3280. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3281. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3282. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3283. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3284. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3285. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3286. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3287. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3288. /* 5350 Series WiFi/WiMax */
  3289. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3290. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3291. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3292. /* 5150 Series Wifi/WiMax */
  3293. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3294. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3295. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3296. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3297. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3298. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3299. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3300. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3301. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3302. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3303. /* 6x00 Series */
  3304. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3305. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3306. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3307. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3308. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3309. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3310. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3311. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3312. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3313. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3314. /* 6x00 Series Gen2a */
  3315. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000g2a_2agn_cfg)},
  3316. {IWL_PCI_DEVICE(0x0085, 0x1211, iwl6000g2a_2agn_cfg)},
  3317. {IWL_PCI_DEVICE(0x0082, 0x1221, iwl6000g2a_2agn_cfg)},
  3318. /* 6x50 WiFi/WiMax Series */
  3319. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3320. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3321. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3322. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3323. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3324. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3325. /* 1000 Series WiFi */
  3326. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3327. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3328. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3329. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3330. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3331. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3332. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3333. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3334. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3335. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3336. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3337. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3338. #endif /* CONFIG_IWL5000 */
  3339. {0}
  3340. };
  3341. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3342. static struct pci_driver iwl_driver = {
  3343. .name = DRV_NAME,
  3344. .id_table = iwl_hw_card_ids,
  3345. .probe = iwl_pci_probe,
  3346. .remove = __devexit_p(iwl_pci_remove),
  3347. #ifdef CONFIG_PM
  3348. .suspend = iwl_pci_suspend,
  3349. .resume = iwl_pci_resume,
  3350. #endif
  3351. };
  3352. static int __init iwl_init(void)
  3353. {
  3354. int ret;
  3355. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3356. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3357. ret = iwlagn_rate_control_register();
  3358. if (ret) {
  3359. printk(KERN_ERR DRV_NAME
  3360. "Unable to register rate control algorithm: %d\n", ret);
  3361. return ret;
  3362. }
  3363. ret = pci_register_driver(&iwl_driver);
  3364. if (ret) {
  3365. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3366. goto error_register;
  3367. }
  3368. return ret;
  3369. error_register:
  3370. iwlagn_rate_control_unregister();
  3371. return ret;
  3372. }
  3373. static void __exit iwl_exit(void)
  3374. {
  3375. pci_unregister_driver(&iwl_driver);
  3376. iwlagn_rate_control_unregister();
  3377. }
  3378. module_exit(iwl_exit);
  3379. module_init(iwl_init);
  3380. #ifdef CONFIG_IWLWIFI_DEBUG
  3381. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3382. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3383. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3384. MODULE_PARM_DESC(debug, "debug output mask");
  3385. #endif
  3386. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3387. MODULE_PARM_DESC(swcrypto50,
  3388. "using crypto in software (default 0 [hardware]) (deprecated)");
  3389. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3390. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3391. module_param_named(queues_num50,
  3392. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3393. MODULE_PARM_DESC(queues_num50,
  3394. "number of hw queues in 50xx series (deprecated)");
  3395. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3396. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3397. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3398. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3399. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3400. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3401. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3402. int, S_IRUGO);
  3403. MODULE_PARM_DESC(amsdu_size_8K50,
  3404. "enable 8K amsdu size in 50XX series (deprecated)");
  3405. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3406. int, S_IRUGO);
  3407. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3408. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3409. MODULE_PARM_DESC(fw_restart50,
  3410. "restart firmware in case of error (deprecated)");
  3411. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3412. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3413. module_param_named(
  3414. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3415. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3416. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3417. S_IRUGO);
  3418. MODULE_PARM_DESC(ucode_alternative,
  3419. "specify ucode alternative to use from ucode file");