iwl-agn.c 83 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. priv->cfg->ops->smgmt->clear_station_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. if (priv->cfg->ops->hcmd->set_rxon_chain)
  212. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  213. iwlcore_commit_rxon(priv);
  214. }
  215. static void iwl_clear_free_frames(struct iwl_priv *priv)
  216. {
  217. struct list_head *element;
  218. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  219. priv->frames_count);
  220. while (!list_empty(&priv->free_frames)) {
  221. element = priv->free_frames.next;
  222. list_del(element);
  223. kfree(list_entry(element, struct iwl_frame, list));
  224. priv->frames_count--;
  225. }
  226. if (priv->frames_count) {
  227. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  228. priv->frames_count);
  229. priv->frames_count = 0;
  230. }
  231. }
  232. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  233. {
  234. struct iwl_frame *frame;
  235. struct list_head *element;
  236. if (list_empty(&priv->free_frames)) {
  237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  238. if (!frame) {
  239. IWL_ERR(priv, "Could not allocate frame!\n");
  240. return NULL;
  241. }
  242. priv->frames_count++;
  243. return frame;
  244. }
  245. element = priv->free_frames.next;
  246. list_del(element);
  247. return list_entry(element, struct iwl_frame, list);
  248. }
  249. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  250. {
  251. memset(frame, 0, sizeof(*frame));
  252. list_add(&frame->list, &priv->free_frames);
  253. }
  254. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  255. struct ieee80211_hdr *hdr,
  256. int left)
  257. {
  258. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  259. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  260. (priv->iw_mode != NL80211_IFTYPE_AP)))
  261. return 0;
  262. if (priv->ibss_beacon->len > left)
  263. return 0;
  264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  265. return priv->ibss_beacon->len;
  266. }
  267. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  268. struct iwl_frame *frame, u8 rate)
  269. {
  270. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  271. unsigned int frame_size;
  272. tx_beacon_cmd = &frame->u.beacon;
  273. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  274. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  275. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  276. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  277. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  278. BUG_ON(frame_size > MAX_MPDU_SIZE);
  279. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  280. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  281. tx_beacon_cmd->tx.rate_n_flags =
  282. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  283. else
  284. tx_beacon_cmd->tx.rate_n_flags =
  285. iwl_hw_set_rate_n_flags(rate, 0);
  286. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  287. TX_CMD_FLG_TSF_MSK |
  288. TX_CMD_FLG_STA_RATE_MSK;
  289. return sizeof(*tx_beacon_cmd) + frame_size;
  290. }
  291. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  292. {
  293. struct iwl_frame *frame;
  294. unsigned int frame_size;
  295. int rc;
  296. u8 rate;
  297. frame = iwl_get_free_frame(priv);
  298. if (!frame) {
  299. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  300. "command.\n");
  301. return -ENOMEM;
  302. }
  303. rate = iwl_rate_get_lowest_plcp(priv);
  304. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  305. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  306. &frame->u.cmd[0]);
  307. iwl_free_frame(priv, frame);
  308. return rc;
  309. }
  310. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  311. {
  312. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  313. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  314. if (sizeof(dma_addr_t) > sizeof(u32))
  315. addr |=
  316. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  317. return addr;
  318. }
  319. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  320. {
  321. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  322. return le16_to_cpu(tb->hi_n_len) >> 4;
  323. }
  324. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  325. dma_addr_t addr, u16 len)
  326. {
  327. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  328. u16 hi_n_len = len << 4;
  329. put_unaligned_le32(addr, &tb->lo);
  330. if (sizeof(dma_addr_t) > sizeof(u32))
  331. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  332. tb->hi_n_len = cpu_to_le16(hi_n_len);
  333. tfd->num_tbs = idx + 1;
  334. }
  335. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  336. {
  337. return tfd->num_tbs & 0x1f;
  338. }
  339. /**
  340. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  341. * @priv - driver private data
  342. * @txq - tx queue
  343. *
  344. * Does NOT advance any TFD circular buffer read/write indexes
  345. * Does NOT free the TFD itself (which is within circular buffer)
  346. */
  347. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  348. {
  349. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  350. struct iwl_tfd *tfd;
  351. struct pci_dev *dev = priv->pci_dev;
  352. int index = txq->q.read_ptr;
  353. int i;
  354. int num_tbs;
  355. tfd = &tfd_tmp[index];
  356. /* Sanity check on number of chunks */
  357. num_tbs = iwl_tfd_get_num_tbs(tfd);
  358. if (num_tbs >= IWL_NUM_OF_TBS) {
  359. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  360. /* @todo issue fatal error, it is quite serious situation */
  361. return;
  362. }
  363. /* Unmap tx_cmd */
  364. if (num_tbs)
  365. pci_unmap_single(dev,
  366. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  367. pci_unmap_len(&txq->cmd[index]->meta, len),
  368. PCI_DMA_BIDIRECTIONAL);
  369. /* Unmap chunks, if any. */
  370. for (i = 1; i < num_tbs; i++) {
  371. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  372. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  373. if (txq->txb) {
  374. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  375. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  376. }
  377. }
  378. }
  379. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  380. struct iwl_tx_queue *txq,
  381. dma_addr_t addr, u16 len,
  382. u8 reset, u8 pad)
  383. {
  384. struct iwl_queue *q;
  385. struct iwl_tfd *tfd, *tfd_tmp;
  386. u32 num_tbs;
  387. q = &txq->q;
  388. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  389. tfd = &tfd_tmp[q->write_ptr];
  390. if (reset)
  391. memset(tfd, 0, sizeof(*tfd));
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. /* Each TFD can point to a maximum 20 Tx buffers */
  394. if (num_tbs >= IWL_NUM_OF_TBS) {
  395. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  396. IWL_NUM_OF_TBS);
  397. return -EINVAL;
  398. }
  399. BUG_ON(addr & ~DMA_BIT_MASK(36));
  400. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  401. IWL_ERR(priv, "Unaligned address = %llx\n",
  402. (unsigned long long)addr);
  403. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  404. return 0;
  405. }
  406. /*
  407. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  408. * given Tx queue, and enable the DMA channel used for that queue.
  409. *
  410. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  411. * channels supported in hardware.
  412. */
  413. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  414. struct iwl_tx_queue *txq)
  415. {
  416. int ret;
  417. unsigned long flags;
  418. int txq_id = txq->q.id;
  419. spin_lock_irqsave(&priv->lock, flags);
  420. ret = iwl_grab_nic_access(priv);
  421. if (ret) {
  422. spin_unlock_irqrestore(&priv->lock, flags);
  423. return ret;
  424. }
  425. /* Circular buffer (TFD queue in DRAM) physical base address */
  426. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  427. txq->q.dma_addr >> 8);
  428. iwl_release_nic_access(priv);
  429. spin_unlock_irqrestore(&priv->lock, flags);
  430. return 0;
  431. }
  432. /******************************************************************************
  433. *
  434. * Misc. internal state and helper functions
  435. *
  436. ******************************************************************************/
  437. #define MAX_UCODE_BEACON_INTERVAL 4096
  438. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  439. {
  440. u16 new_val = 0;
  441. u16 beacon_factor = 0;
  442. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  443. / MAX_UCODE_BEACON_INTERVAL;
  444. new_val = beacon_val / beacon_factor;
  445. if (!new_val)
  446. new_val = MAX_UCODE_BEACON_INTERVAL;
  447. return new_val;
  448. }
  449. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  450. {
  451. u64 tsf;
  452. s32 interval_tm, rem;
  453. unsigned long flags;
  454. struct ieee80211_conf *conf = NULL;
  455. u16 beacon_int = 0;
  456. conf = ieee80211_get_hw_conf(priv->hw);
  457. spin_lock_irqsave(&priv->lock, flags);
  458. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  459. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  460. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  461. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  462. priv->rxon_timing.atim_window = 0;
  463. } else {
  464. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  465. /* TODO: we need to get atim_window from upper stack
  466. * for now we set to 0 */
  467. priv->rxon_timing.atim_window = 0;
  468. }
  469. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  470. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  471. interval_tm = beacon_int * 1024;
  472. rem = do_div(tsf, interval_tm);
  473. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  474. spin_unlock_irqrestore(&priv->lock, flags);
  475. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  476. le16_to_cpu(priv->rxon_timing.beacon_interval),
  477. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  478. le16_to_cpu(priv->rxon_timing.atim_window));
  479. }
  480. /******************************************************************************
  481. *
  482. * Generic RX handler implementations
  483. *
  484. ******************************************************************************/
  485. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  486. struct iwl_rx_mem_buffer *rxb)
  487. {
  488. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  489. struct iwl_alive_resp *palive;
  490. struct delayed_work *pwork;
  491. palive = &pkt->u.alive_frame;
  492. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  493. "0x%01X 0x%01X\n",
  494. palive->is_valid, palive->ver_type,
  495. palive->ver_subtype);
  496. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  497. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  498. memcpy(&priv->card_alive_init,
  499. &pkt->u.alive_frame,
  500. sizeof(struct iwl_init_alive_resp));
  501. pwork = &priv->init_alive_start;
  502. } else {
  503. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  504. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  505. sizeof(struct iwl_alive_resp));
  506. pwork = &priv->alive_start;
  507. }
  508. /* We delay the ALIVE response by 5ms to
  509. * give the HW RF Kill time to activate... */
  510. if (palive->is_valid == UCODE_VALID_OK)
  511. queue_delayed_work(priv->workqueue, pwork,
  512. msecs_to_jiffies(5));
  513. else
  514. IWL_WARN(priv, "uCode did not respond OK.\n");
  515. }
  516. static void iwl_bg_beacon_update(struct work_struct *work)
  517. {
  518. struct iwl_priv *priv =
  519. container_of(work, struct iwl_priv, beacon_update);
  520. struct sk_buff *beacon;
  521. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  522. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  523. if (!beacon) {
  524. IWL_ERR(priv, "update beacon failed\n");
  525. return;
  526. }
  527. mutex_lock(&priv->mutex);
  528. /* new beacon skb is allocated every time; dispose previous.*/
  529. if (priv->ibss_beacon)
  530. dev_kfree_skb(priv->ibss_beacon);
  531. priv->ibss_beacon = beacon;
  532. mutex_unlock(&priv->mutex);
  533. iwl_send_beacon_cmd(priv);
  534. }
  535. /**
  536. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  537. *
  538. * This callback is provided in order to send a statistics request.
  539. *
  540. * This timer function is continually reset to execute within
  541. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  542. * was received. We need to ensure we receive the statistics in order
  543. * to update the temperature used for calibrating the TXPOWER.
  544. */
  545. static void iwl_bg_statistics_periodic(unsigned long data)
  546. {
  547. struct iwl_priv *priv = (struct iwl_priv *)data;
  548. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  549. return;
  550. /* dont send host command if rf-kill is on */
  551. if (!iwl_is_ready_rf(priv))
  552. return;
  553. iwl_send_statistics_request(priv, CMD_ASYNC);
  554. }
  555. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  556. struct iwl_rx_mem_buffer *rxb)
  557. {
  558. #ifdef CONFIG_IWLWIFI_DEBUG
  559. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  560. struct iwl4965_beacon_notif *beacon =
  561. (struct iwl4965_beacon_notif *)pkt->u.raw;
  562. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  563. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  564. "tsf %d %d rate %d\n",
  565. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  566. beacon->beacon_notify_hdr.failure_frame,
  567. le32_to_cpu(beacon->ibss_mgr_status),
  568. le32_to_cpu(beacon->high_tsf),
  569. le32_to_cpu(beacon->low_tsf), rate);
  570. #endif
  571. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  572. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  573. queue_work(priv->workqueue, &priv->beacon_update);
  574. }
  575. /* Handle notification from uCode that card's power state is changing
  576. * due to software, hardware, or critical temperature RFKILL */
  577. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  578. struct iwl_rx_mem_buffer *rxb)
  579. {
  580. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  581. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  582. unsigned long status = priv->status;
  583. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  584. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  585. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  586. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  587. RF_CARD_DISABLED)) {
  588. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  589. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  590. if (!iwl_grab_nic_access(priv)) {
  591. iwl_write_direct32(
  592. priv, HBUS_TARG_MBX_C,
  593. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  594. iwl_release_nic_access(priv);
  595. }
  596. if (!(flags & RXON_CARD_DISABLED)) {
  597. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  598. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  599. if (!iwl_grab_nic_access(priv)) {
  600. iwl_write_direct32(
  601. priv, HBUS_TARG_MBX_C,
  602. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  603. iwl_release_nic_access(priv);
  604. }
  605. }
  606. if (flags & RF_CARD_DISABLED) {
  607. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  608. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  609. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  610. if (!iwl_grab_nic_access(priv))
  611. iwl_release_nic_access(priv);
  612. }
  613. }
  614. if (flags & HW_CARD_DISABLED)
  615. set_bit(STATUS_RF_KILL_HW, &priv->status);
  616. else
  617. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  618. if (flags & SW_CARD_DISABLED)
  619. set_bit(STATUS_RF_KILL_SW, &priv->status);
  620. else
  621. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  622. if (!(flags & RXON_CARD_DISABLED))
  623. iwl_scan_cancel(priv);
  624. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  625. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  626. (test_bit(STATUS_RF_KILL_SW, &status) !=
  627. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  628. queue_work(priv->workqueue, &priv->rf_kill);
  629. else
  630. wake_up_interruptible(&priv->wait_command_queue);
  631. }
  632. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  633. {
  634. int ret;
  635. unsigned long flags;
  636. spin_lock_irqsave(&priv->lock, flags);
  637. ret = iwl_grab_nic_access(priv);
  638. if (ret)
  639. goto err;
  640. if (src == IWL_PWR_SRC_VAUX) {
  641. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  642. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  643. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  644. ~APMG_PS_CTRL_MSK_PWR_SRC);
  645. } else {
  646. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  647. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  648. ~APMG_PS_CTRL_MSK_PWR_SRC);
  649. }
  650. iwl_release_nic_access(priv);
  651. err:
  652. spin_unlock_irqrestore(&priv->lock, flags);
  653. return ret;
  654. }
  655. /**
  656. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  657. *
  658. * Setup the RX handlers for each of the reply types sent from the uCode
  659. * to the host.
  660. *
  661. * This function chains into the hardware specific files for them to setup
  662. * any hardware specific handlers as well.
  663. */
  664. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  665. {
  666. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  667. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  668. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  669. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  670. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  671. iwl_rx_pm_debug_statistics_notif;
  672. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  673. /*
  674. * The same handler is used for both the REPLY to a discrete
  675. * statistics request from the host as well as for the periodic
  676. * statistics notifications (after received beacons) from the uCode.
  677. */
  678. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  679. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  680. iwl_setup_spectrum_handlers(priv);
  681. iwl_setup_rx_scan_handlers(priv);
  682. /* status change handler */
  683. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  684. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  685. iwl_rx_missed_beacon_notif;
  686. /* Rx handlers */
  687. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  688. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  689. /* block ack */
  690. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  691. /* Set up hardware specific Rx handlers */
  692. priv->cfg->ops->lib->rx_handler_setup(priv);
  693. }
  694. /**
  695. * iwl_rx_handle - Main entry function for receiving responses from uCode
  696. *
  697. * Uses the priv->rx_handlers callback function array to invoke
  698. * the appropriate handlers, including command responses,
  699. * frame-received notifications, and other notifications.
  700. */
  701. void iwl_rx_handle(struct iwl_priv *priv)
  702. {
  703. struct iwl_rx_mem_buffer *rxb;
  704. struct iwl_rx_packet *pkt;
  705. struct iwl_rx_queue *rxq = &priv->rxq;
  706. u32 r, i;
  707. int reclaim;
  708. unsigned long flags;
  709. u8 fill_rx = 0;
  710. u32 count = 8;
  711. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  712. * buffer that the driver may process (last buffer filled by ucode). */
  713. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  714. i = rxq->read;
  715. /* Rx interrupt, but nothing sent from uCode */
  716. if (i == r)
  717. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  718. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  719. fill_rx = 1;
  720. while (i != r) {
  721. rxb = rxq->queue[i];
  722. /* If an RXB doesn't have a Rx queue slot associated with it,
  723. * then a bug has been introduced in the queue refilling
  724. * routines -- catch it here */
  725. BUG_ON(rxb == NULL);
  726. rxq->queue[i] = NULL;
  727. dma_sync_single_range_for_cpu(
  728. &priv->pci_dev->dev, rxb->real_dma_addr,
  729. rxb->aligned_dma_addr - rxb->real_dma_addr,
  730. priv->hw_params.rx_buf_size,
  731. PCI_DMA_FROMDEVICE);
  732. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  733. /* Reclaim a command buffer only if this packet is a response
  734. * to a (driver-originated) command.
  735. * If the packet (e.g. Rx frame) originated from uCode,
  736. * there is no command buffer to reclaim.
  737. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  738. * but apparently a few don't get set; catch them here. */
  739. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  740. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  741. (pkt->hdr.cmd != REPLY_RX) &&
  742. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  743. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  744. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  745. (pkt->hdr.cmd != REPLY_TX);
  746. /* Based on type of command response or notification,
  747. * handle those that need handling via function in
  748. * rx_handlers table. See iwl_setup_rx_handlers() */
  749. if (priv->rx_handlers[pkt->hdr.cmd]) {
  750. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  751. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  752. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  753. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  754. } else {
  755. /* No handling needed */
  756. IWL_DEBUG_RX(priv,
  757. "r %d i %d No handler needed for %s, 0x%02x\n",
  758. r, i, get_cmd_string(pkt->hdr.cmd),
  759. pkt->hdr.cmd);
  760. }
  761. if (reclaim) {
  762. /* Invoke any callbacks, transfer the skb to caller, and
  763. * fire off the (possibly) blocking iwl_send_cmd()
  764. * as we reclaim the driver command queue */
  765. if (rxb && rxb->skb)
  766. iwl_tx_cmd_complete(priv, rxb);
  767. else
  768. IWL_WARN(priv, "Claim null rxb?\n");
  769. }
  770. /* For now we just don't re-use anything. We can tweak this
  771. * later to try and re-use notification packets and SKBs that
  772. * fail to Rx correctly */
  773. if (rxb->skb != NULL) {
  774. priv->alloc_rxb_skb--;
  775. dev_kfree_skb_any(rxb->skb);
  776. rxb->skb = NULL;
  777. }
  778. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  779. priv->hw_params.rx_buf_size + 256,
  780. PCI_DMA_FROMDEVICE);
  781. spin_lock_irqsave(&rxq->lock, flags);
  782. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  783. spin_unlock_irqrestore(&rxq->lock, flags);
  784. i = (i + 1) & RX_QUEUE_MASK;
  785. /* If there are a lot of unused frames,
  786. * restock the Rx queue so ucode wont assert. */
  787. if (fill_rx) {
  788. count++;
  789. if (count >= 8) {
  790. priv->rxq.read = i;
  791. iwl_rx_queue_restock(priv);
  792. count = 0;
  793. }
  794. }
  795. }
  796. /* Backtrack one entry */
  797. priv->rxq.read = i;
  798. iwl_rx_queue_restock(priv);
  799. }
  800. /* call this function to flush any scheduled tasklet */
  801. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  802. {
  803. /* wait to make sure we flush pending tasklet*/
  804. synchronize_irq(priv->pci_dev->irq);
  805. tasklet_kill(&priv->irq_tasklet);
  806. }
  807. static void iwl_error_recovery(struct iwl_priv *priv)
  808. {
  809. unsigned long flags;
  810. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  811. sizeof(priv->staging_rxon));
  812. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  813. iwlcore_commit_rxon(priv);
  814. iwl_rxon_add_station(priv, priv->bssid, 1);
  815. spin_lock_irqsave(&priv->lock, flags);
  816. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  817. priv->error_recovering = 0;
  818. spin_unlock_irqrestore(&priv->lock, flags);
  819. }
  820. static void iwl_irq_tasklet(struct iwl_priv *priv)
  821. {
  822. u32 inta, handled = 0;
  823. u32 inta_fh;
  824. unsigned long flags;
  825. #ifdef CONFIG_IWLWIFI_DEBUG
  826. u32 inta_mask;
  827. #endif
  828. spin_lock_irqsave(&priv->lock, flags);
  829. /* Ack/clear/reset pending uCode interrupts.
  830. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  831. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  832. inta = iwl_read32(priv, CSR_INT);
  833. iwl_write32(priv, CSR_INT, inta);
  834. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  835. * Any new interrupts that happen after this, either while we're
  836. * in this tasklet, or later, will show up in next ISR/tasklet. */
  837. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  838. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  839. #ifdef CONFIG_IWLWIFI_DEBUG
  840. if (priv->debug_level & IWL_DL_ISR) {
  841. /* just for debug */
  842. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  843. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  844. inta, inta_mask, inta_fh);
  845. }
  846. #endif
  847. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  848. * atomic, make sure that inta covers all the interrupts that
  849. * we've discovered, even if FH interrupt came in just after
  850. * reading CSR_INT. */
  851. if (inta_fh & CSR49_FH_INT_RX_MASK)
  852. inta |= CSR_INT_BIT_FH_RX;
  853. if (inta_fh & CSR49_FH_INT_TX_MASK)
  854. inta |= CSR_INT_BIT_FH_TX;
  855. /* Now service all interrupt bits discovered above. */
  856. if (inta & CSR_INT_BIT_HW_ERR) {
  857. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  858. /* Tell the device to stop sending interrupts */
  859. iwl_disable_interrupts(priv);
  860. priv->isr_stats.hw++;
  861. iwl_irq_handle_error(priv);
  862. handled |= CSR_INT_BIT_HW_ERR;
  863. spin_unlock_irqrestore(&priv->lock, flags);
  864. return;
  865. }
  866. #ifdef CONFIG_IWLWIFI_DEBUG
  867. if (priv->debug_level & (IWL_DL_ISR)) {
  868. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  869. if (inta & CSR_INT_BIT_SCD) {
  870. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  871. "the frame/frames.\n");
  872. priv->isr_stats.sch++;
  873. }
  874. /* Alive notification via Rx interrupt will do the real work */
  875. if (inta & CSR_INT_BIT_ALIVE) {
  876. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  877. priv->isr_stats.alive++;
  878. }
  879. }
  880. #endif
  881. /* Safely ignore these bits for debug checks below */
  882. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  883. /* HW RF KILL switch toggled */
  884. if (inta & CSR_INT_BIT_RF_KILL) {
  885. int hw_rf_kill = 0;
  886. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  887. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  888. hw_rf_kill = 1;
  889. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  890. hw_rf_kill ? "disable radio" : "enable radio");
  891. priv->isr_stats.rfkill++;
  892. /* driver only loads ucode once setting the interface up.
  893. * the driver allows loading the ucode even if the radio
  894. * is killed. Hence update the killswitch state here. The
  895. * rfkill handler will care about restarting if needed.
  896. */
  897. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  898. if (hw_rf_kill)
  899. set_bit(STATUS_RF_KILL_HW, &priv->status);
  900. else
  901. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  902. queue_work(priv->workqueue, &priv->rf_kill);
  903. }
  904. handled |= CSR_INT_BIT_RF_KILL;
  905. }
  906. /* Chip got too hot and stopped itself */
  907. if (inta & CSR_INT_BIT_CT_KILL) {
  908. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  909. priv->isr_stats.ctkill++;
  910. handled |= CSR_INT_BIT_CT_KILL;
  911. }
  912. /* Error detected by uCode */
  913. if (inta & CSR_INT_BIT_SW_ERR) {
  914. IWL_ERR(priv, "Microcode SW error detected. "
  915. " Restarting 0x%X.\n", inta);
  916. priv->isr_stats.sw++;
  917. priv->isr_stats.sw_err = inta;
  918. iwl_irq_handle_error(priv);
  919. handled |= CSR_INT_BIT_SW_ERR;
  920. }
  921. /* uCode wakes up after power-down sleep */
  922. if (inta & CSR_INT_BIT_WAKEUP) {
  923. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  924. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  925. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  926. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  927. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  928. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  929. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  930. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  931. priv->isr_stats.wakeup++;
  932. handled |= CSR_INT_BIT_WAKEUP;
  933. }
  934. /* All uCode command responses, including Tx command responses,
  935. * Rx "responses" (frame-received notification), and other
  936. * notifications from uCode come through here*/
  937. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  938. iwl_rx_handle(priv);
  939. priv->isr_stats.rx++;
  940. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  941. }
  942. if (inta & CSR_INT_BIT_FH_TX) {
  943. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  944. priv->isr_stats.tx++;
  945. handled |= CSR_INT_BIT_FH_TX;
  946. /* FH finished to write, send event */
  947. priv->ucode_write_complete = 1;
  948. wake_up_interruptible(&priv->wait_command_queue);
  949. }
  950. if (inta & ~handled) {
  951. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  952. priv->isr_stats.unhandled++;
  953. }
  954. if (inta & ~CSR_INI_SET_MASK) {
  955. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  956. inta & ~CSR_INI_SET_MASK);
  957. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  958. }
  959. /* Re-enable all interrupts */
  960. /* only Re-enable if diabled by irq */
  961. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  962. iwl_enable_interrupts(priv);
  963. #ifdef CONFIG_IWLWIFI_DEBUG
  964. if (priv->debug_level & (IWL_DL_ISR)) {
  965. inta = iwl_read32(priv, CSR_INT);
  966. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  967. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  968. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  969. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  970. }
  971. #endif
  972. spin_unlock_irqrestore(&priv->lock, flags);
  973. }
  974. /******************************************************************************
  975. *
  976. * uCode download functions
  977. *
  978. ******************************************************************************/
  979. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  980. {
  981. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  982. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  983. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  984. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  985. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  986. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  987. }
  988. static void iwl_nic_start(struct iwl_priv *priv)
  989. {
  990. /* Remove all resets to allow NIC to operate */
  991. iwl_write32(priv, CSR_RESET, 0);
  992. }
  993. /**
  994. * iwl_read_ucode - Read uCode images from disk file.
  995. *
  996. * Copy into buffers for card to fetch via bus-mastering
  997. */
  998. static int iwl_read_ucode(struct iwl_priv *priv)
  999. {
  1000. struct iwl_ucode *ucode;
  1001. int ret = -EINVAL, index;
  1002. const struct firmware *ucode_raw;
  1003. const char *name_pre = priv->cfg->fw_name_pre;
  1004. const unsigned int api_max = priv->cfg->ucode_api_max;
  1005. const unsigned int api_min = priv->cfg->ucode_api_min;
  1006. char buf[25];
  1007. u8 *src;
  1008. size_t len;
  1009. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1010. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1011. * request_firmware() is synchronous, file is in memory on return. */
  1012. for (index = api_max; index >= api_min; index--) {
  1013. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1014. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1015. if (ret < 0) {
  1016. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1017. buf, ret);
  1018. if (ret == -ENOENT)
  1019. continue;
  1020. else
  1021. goto error;
  1022. } else {
  1023. if (index < api_max)
  1024. IWL_ERR(priv, "Loaded firmware %s, "
  1025. "which is deprecated. "
  1026. "Please use API v%u instead.\n",
  1027. buf, api_max);
  1028. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1029. buf, ucode_raw->size);
  1030. break;
  1031. }
  1032. }
  1033. if (ret < 0)
  1034. goto error;
  1035. /* Make sure that we got at least our header! */
  1036. if (ucode_raw->size < sizeof(*ucode)) {
  1037. IWL_ERR(priv, "File size way too small!\n");
  1038. ret = -EINVAL;
  1039. goto err_release;
  1040. }
  1041. /* Data from ucode file: header followed by uCode images */
  1042. ucode = (void *)ucode_raw->data;
  1043. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1044. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1045. inst_size = le32_to_cpu(ucode->inst_size);
  1046. data_size = le32_to_cpu(ucode->data_size);
  1047. init_size = le32_to_cpu(ucode->init_size);
  1048. init_data_size = le32_to_cpu(ucode->init_data_size);
  1049. boot_size = le32_to_cpu(ucode->boot_size);
  1050. /* api_ver should match the api version forming part of the
  1051. * firmware filename ... but we don't check for that and only rely
  1052. * on the API version read from firmware header from here on forward */
  1053. if (api_ver < api_min || api_ver > api_max) {
  1054. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1055. "Driver supports v%u, firmware is v%u.\n",
  1056. api_max, api_ver);
  1057. priv->ucode_ver = 0;
  1058. ret = -EINVAL;
  1059. goto err_release;
  1060. }
  1061. if (api_ver != api_max)
  1062. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1063. "got v%u. New firmware can be obtained "
  1064. "from http://www.intellinuxwireless.org.\n",
  1065. api_max, api_ver);
  1066. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1067. IWL_UCODE_MAJOR(priv->ucode_ver),
  1068. IWL_UCODE_MINOR(priv->ucode_ver),
  1069. IWL_UCODE_API(priv->ucode_ver),
  1070. IWL_UCODE_SERIAL(priv->ucode_ver));
  1071. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1072. priv->ucode_ver);
  1073. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1074. inst_size);
  1075. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1076. data_size);
  1077. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1078. init_size);
  1079. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1080. init_data_size);
  1081. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1082. boot_size);
  1083. /* Verify size of file vs. image size info in file's header */
  1084. if (ucode_raw->size < sizeof(*ucode) +
  1085. inst_size + data_size + init_size +
  1086. init_data_size + boot_size) {
  1087. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1088. (int)ucode_raw->size);
  1089. ret = -EINVAL;
  1090. goto err_release;
  1091. }
  1092. /* Verify that uCode images will fit in card's SRAM */
  1093. if (inst_size > priv->hw_params.max_inst_size) {
  1094. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1095. inst_size);
  1096. ret = -EINVAL;
  1097. goto err_release;
  1098. }
  1099. if (data_size > priv->hw_params.max_data_size) {
  1100. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1101. data_size);
  1102. ret = -EINVAL;
  1103. goto err_release;
  1104. }
  1105. if (init_size > priv->hw_params.max_inst_size) {
  1106. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1107. init_size);
  1108. ret = -EINVAL;
  1109. goto err_release;
  1110. }
  1111. if (init_data_size > priv->hw_params.max_data_size) {
  1112. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1113. init_data_size);
  1114. ret = -EINVAL;
  1115. goto err_release;
  1116. }
  1117. if (boot_size > priv->hw_params.max_bsm_size) {
  1118. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1119. boot_size);
  1120. ret = -EINVAL;
  1121. goto err_release;
  1122. }
  1123. /* Allocate ucode buffers for card's bus-master loading ... */
  1124. /* Runtime instructions and 2 copies of data:
  1125. * 1) unmodified from disk
  1126. * 2) backup cache for save/restore during power-downs */
  1127. priv->ucode_code.len = inst_size;
  1128. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1129. priv->ucode_data.len = data_size;
  1130. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1131. priv->ucode_data_backup.len = data_size;
  1132. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1133. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1134. !priv->ucode_data_backup.v_addr)
  1135. goto err_pci_alloc;
  1136. /* Initialization instructions and data */
  1137. if (init_size && init_data_size) {
  1138. priv->ucode_init.len = init_size;
  1139. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1140. priv->ucode_init_data.len = init_data_size;
  1141. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1142. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1143. goto err_pci_alloc;
  1144. }
  1145. /* Bootstrap (instructions only, no data) */
  1146. if (boot_size) {
  1147. priv->ucode_boot.len = boot_size;
  1148. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1149. if (!priv->ucode_boot.v_addr)
  1150. goto err_pci_alloc;
  1151. }
  1152. /* Copy images into buffers for card's bus-master reads ... */
  1153. /* Runtime instructions (first block of data in file) */
  1154. src = &ucode->data[0];
  1155. len = priv->ucode_code.len;
  1156. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1157. memcpy(priv->ucode_code.v_addr, src, len);
  1158. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1159. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1160. /* Runtime data (2nd block)
  1161. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1162. src = &ucode->data[inst_size];
  1163. len = priv->ucode_data.len;
  1164. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1165. memcpy(priv->ucode_data.v_addr, src, len);
  1166. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1167. /* Initialization instructions (3rd block) */
  1168. if (init_size) {
  1169. src = &ucode->data[inst_size + data_size];
  1170. len = priv->ucode_init.len;
  1171. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1172. len);
  1173. memcpy(priv->ucode_init.v_addr, src, len);
  1174. }
  1175. /* Initialization data (4th block) */
  1176. if (init_data_size) {
  1177. src = &ucode->data[inst_size + data_size + init_size];
  1178. len = priv->ucode_init_data.len;
  1179. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1180. len);
  1181. memcpy(priv->ucode_init_data.v_addr, src, len);
  1182. }
  1183. /* Bootstrap instructions (5th block) */
  1184. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1185. len = priv->ucode_boot.len;
  1186. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1187. memcpy(priv->ucode_boot.v_addr, src, len);
  1188. /* We have our copies now, allow OS release its copies */
  1189. release_firmware(ucode_raw);
  1190. return 0;
  1191. err_pci_alloc:
  1192. IWL_ERR(priv, "failed to allocate pci memory\n");
  1193. ret = -ENOMEM;
  1194. iwl_dealloc_ucode_pci(priv);
  1195. err_release:
  1196. release_firmware(ucode_raw);
  1197. error:
  1198. return ret;
  1199. }
  1200. /**
  1201. * iwl_alive_start - called after REPLY_ALIVE notification received
  1202. * from protocol/runtime uCode (initialization uCode's
  1203. * Alive gets handled by iwl_init_alive_start()).
  1204. */
  1205. static void iwl_alive_start(struct iwl_priv *priv)
  1206. {
  1207. int ret = 0;
  1208. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1209. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1210. /* We had an error bringing up the hardware, so take it
  1211. * all the way back down so we can try again */
  1212. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1213. goto restart;
  1214. }
  1215. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1216. * This is a paranoid check, because we would not have gotten the
  1217. * "runtime" alive if code weren't properly loaded. */
  1218. if (iwl_verify_ucode(priv)) {
  1219. /* Runtime instruction load was bad;
  1220. * take it all the way back down so we can try again */
  1221. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1222. goto restart;
  1223. }
  1224. priv->cfg->ops->smgmt->clear_station_table(priv);
  1225. ret = priv->cfg->ops->lib->alive_notify(priv);
  1226. if (ret) {
  1227. IWL_WARN(priv,
  1228. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1229. goto restart;
  1230. }
  1231. /* After the ALIVE response, we can send host commands to the uCode */
  1232. set_bit(STATUS_ALIVE, &priv->status);
  1233. if (iwl_is_rfkill(priv))
  1234. return;
  1235. ieee80211_wake_queues(priv->hw);
  1236. priv->active_rate = priv->rates_mask;
  1237. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1238. if (iwl_is_associated(priv)) {
  1239. struct iwl_rxon_cmd *active_rxon =
  1240. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1241. /* apply any changes in staging */
  1242. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1243. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1244. } else {
  1245. /* Initialize our rx_config data */
  1246. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1247. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1248. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1249. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1250. }
  1251. /* Configure Bluetooth device coexistence support */
  1252. iwl_send_bt_config(priv);
  1253. iwl_reset_run_time_calib(priv);
  1254. /* Configure the adapter for unassociated operation */
  1255. iwlcore_commit_rxon(priv);
  1256. /* At this point, the NIC is initialized and operational */
  1257. iwl_rf_kill_ct_config(priv);
  1258. iwl_leds_register(priv);
  1259. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1260. set_bit(STATUS_READY, &priv->status);
  1261. wake_up_interruptible(&priv->wait_command_queue);
  1262. if (priv->error_recovering)
  1263. iwl_error_recovery(priv);
  1264. iwl_power_update_mode(priv, 1);
  1265. /* reassociate for ADHOC mode */
  1266. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1267. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1268. priv->vif);
  1269. if (beacon)
  1270. iwl_mac_beacon_update(priv->hw, beacon);
  1271. }
  1272. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1273. iwl_set_mode(priv, priv->iw_mode);
  1274. return;
  1275. restart:
  1276. queue_work(priv->workqueue, &priv->restart);
  1277. }
  1278. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1279. static void __iwl_down(struct iwl_priv *priv)
  1280. {
  1281. unsigned long flags;
  1282. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1283. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1284. if (!exit_pending)
  1285. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1286. iwl_leds_unregister(priv);
  1287. priv->cfg->ops->smgmt->clear_station_table(priv);
  1288. /* Unblock any waiting calls */
  1289. wake_up_interruptible_all(&priv->wait_command_queue);
  1290. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1291. * exiting the module */
  1292. if (!exit_pending)
  1293. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1294. /* stop and reset the on-board processor */
  1295. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1296. /* tell the device to stop sending interrupts */
  1297. spin_lock_irqsave(&priv->lock, flags);
  1298. iwl_disable_interrupts(priv);
  1299. spin_unlock_irqrestore(&priv->lock, flags);
  1300. iwl_synchronize_irq(priv);
  1301. if (priv->mac80211_registered)
  1302. ieee80211_stop_queues(priv->hw);
  1303. /* If we have not previously called iwl_init() then
  1304. * clear all bits but the RF Kill bits and return */
  1305. if (!iwl_is_init(priv)) {
  1306. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1307. STATUS_RF_KILL_HW |
  1308. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1309. STATUS_RF_KILL_SW |
  1310. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1311. STATUS_GEO_CONFIGURED |
  1312. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1313. STATUS_EXIT_PENDING;
  1314. goto exit;
  1315. }
  1316. /* ...otherwise clear out all the status bits but the RF Kill
  1317. * bits and continue taking the NIC down. */
  1318. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1319. STATUS_RF_KILL_HW |
  1320. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1321. STATUS_RF_KILL_SW |
  1322. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1323. STATUS_GEO_CONFIGURED |
  1324. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1325. STATUS_FW_ERROR |
  1326. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1327. STATUS_EXIT_PENDING;
  1328. spin_lock_irqsave(&priv->lock, flags);
  1329. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1330. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1331. spin_unlock_irqrestore(&priv->lock, flags);
  1332. iwl_txq_ctx_stop(priv);
  1333. iwl_rxq_stop(priv);
  1334. spin_lock_irqsave(&priv->lock, flags);
  1335. if (!iwl_grab_nic_access(priv)) {
  1336. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1337. APMG_CLK_VAL_DMA_CLK_RQT);
  1338. iwl_release_nic_access(priv);
  1339. }
  1340. spin_unlock_irqrestore(&priv->lock, flags);
  1341. udelay(5);
  1342. /* FIXME: apm_ops.suspend(priv) */
  1343. if (exit_pending)
  1344. priv->cfg->ops->lib->apm_ops.stop(priv);
  1345. else
  1346. priv->cfg->ops->lib->apm_ops.reset(priv);
  1347. exit:
  1348. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1349. if (priv->ibss_beacon)
  1350. dev_kfree_skb(priv->ibss_beacon);
  1351. priv->ibss_beacon = NULL;
  1352. /* clear out any free frames */
  1353. iwl_clear_free_frames(priv);
  1354. }
  1355. static void iwl_down(struct iwl_priv *priv)
  1356. {
  1357. mutex_lock(&priv->mutex);
  1358. __iwl_down(priv);
  1359. mutex_unlock(&priv->mutex);
  1360. iwl_cancel_deferred_work(priv);
  1361. }
  1362. #define MAX_HW_RESTARTS 5
  1363. static int __iwl_up(struct iwl_priv *priv)
  1364. {
  1365. int i;
  1366. int ret;
  1367. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1368. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1369. return -EIO;
  1370. }
  1371. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1372. IWL_ERR(priv, "ucode not available for device bringup\n");
  1373. return -EIO;
  1374. }
  1375. /* If platform's RF_KILL switch is NOT set to KILL */
  1376. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1377. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1378. else
  1379. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1380. if (iwl_is_rfkill(priv)) {
  1381. iwl_enable_interrupts(priv);
  1382. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1383. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1384. return 0;
  1385. }
  1386. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1387. ret = iwl_hw_nic_init(priv);
  1388. if (ret) {
  1389. IWL_ERR(priv, "Unable to init nic\n");
  1390. return ret;
  1391. }
  1392. /* make sure rfkill handshake bits are cleared */
  1393. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1394. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1395. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1396. /* clear (again), then enable host interrupts */
  1397. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1398. iwl_enable_interrupts(priv);
  1399. /* really make sure rfkill handshake bits are cleared */
  1400. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1401. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1402. /* Copy original ucode data image from disk into backup cache.
  1403. * This will be used to initialize the on-board processor's
  1404. * data SRAM for a clean start when the runtime program first loads. */
  1405. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1406. priv->ucode_data.len);
  1407. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1408. priv->cfg->ops->smgmt->clear_station_table(priv);
  1409. /* load bootstrap state machine,
  1410. * load bootstrap program into processor's memory,
  1411. * prepare to load the "initialize" uCode */
  1412. ret = priv->cfg->ops->lib->load_ucode(priv);
  1413. if (ret) {
  1414. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1415. ret);
  1416. continue;
  1417. }
  1418. /* Clear out the uCode error bit if it is set */
  1419. clear_bit(STATUS_FW_ERROR, &priv->status);
  1420. /* start card; "initialize" will load runtime ucode */
  1421. iwl_nic_start(priv);
  1422. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1423. return 0;
  1424. }
  1425. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1426. __iwl_down(priv);
  1427. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1428. /* tried to restart and config the device for as long as our
  1429. * patience could withstand */
  1430. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1431. return -EIO;
  1432. }
  1433. /*****************************************************************************
  1434. *
  1435. * Workqueue callbacks
  1436. *
  1437. *****************************************************************************/
  1438. static void iwl_bg_init_alive_start(struct work_struct *data)
  1439. {
  1440. struct iwl_priv *priv =
  1441. container_of(data, struct iwl_priv, init_alive_start.work);
  1442. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1443. return;
  1444. mutex_lock(&priv->mutex);
  1445. priv->cfg->ops->lib->init_alive_start(priv);
  1446. mutex_unlock(&priv->mutex);
  1447. }
  1448. static void iwl_bg_alive_start(struct work_struct *data)
  1449. {
  1450. struct iwl_priv *priv =
  1451. container_of(data, struct iwl_priv, alive_start.work);
  1452. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1453. return;
  1454. mutex_lock(&priv->mutex);
  1455. iwl_alive_start(priv);
  1456. mutex_unlock(&priv->mutex);
  1457. }
  1458. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1459. {
  1460. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1461. run_time_calib_work);
  1462. mutex_lock(&priv->mutex);
  1463. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1464. test_bit(STATUS_SCANNING, &priv->status)) {
  1465. mutex_unlock(&priv->mutex);
  1466. return;
  1467. }
  1468. if (priv->start_calib) {
  1469. iwl_chain_noise_calibration(priv, &priv->statistics);
  1470. iwl_sensitivity_calibration(priv, &priv->statistics);
  1471. }
  1472. mutex_unlock(&priv->mutex);
  1473. return;
  1474. }
  1475. static void iwl_bg_up(struct work_struct *data)
  1476. {
  1477. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1478. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1479. return;
  1480. mutex_lock(&priv->mutex);
  1481. __iwl_up(priv);
  1482. mutex_unlock(&priv->mutex);
  1483. iwl_rfkill_set_hw_state(priv);
  1484. }
  1485. static void iwl_bg_restart(struct work_struct *data)
  1486. {
  1487. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1488. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1489. return;
  1490. iwl_down(priv);
  1491. queue_work(priv->workqueue, &priv->up);
  1492. }
  1493. static void iwl_bg_rx_replenish(struct work_struct *data)
  1494. {
  1495. struct iwl_priv *priv =
  1496. container_of(data, struct iwl_priv, rx_replenish);
  1497. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1498. return;
  1499. mutex_lock(&priv->mutex);
  1500. iwl_rx_replenish(priv);
  1501. mutex_unlock(&priv->mutex);
  1502. }
  1503. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1504. void iwl_post_associate(struct iwl_priv *priv)
  1505. {
  1506. struct ieee80211_conf *conf = NULL;
  1507. int ret = 0;
  1508. unsigned long flags;
  1509. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1510. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1511. return;
  1512. }
  1513. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1514. priv->assoc_id, priv->active_rxon.bssid_addr);
  1515. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1516. return;
  1517. if (!priv->vif || !priv->is_open)
  1518. return;
  1519. iwl_power_cancel_timeout(priv);
  1520. iwl_scan_cancel_timeout(priv, 200);
  1521. conf = ieee80211_get_hw_conf(priv->hw);
  1522. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1523. iwlcore_commit_rxon(priv);
  1524. iwl_setup_rxon_timing(priv);
  1525. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1526. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1527. if (ret)
  1528. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1529. "Attempting to continue.\n");
  1530. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1531. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1532. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1533. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1534. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1535. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1536. priv->assoc_id, priv->beacon_int);
  1537. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1538. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1539. else
  1540. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1541. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1542. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1543. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1544. else
  1545. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1546. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1547. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1548. }
  1549. iwlcore_commit_rxon(priv);
  1550. switch (priv->iw_mode) {
  1551. case NL80211_IFTYPE_STATION:
  1552. break;
  1553. case NL80211_IFTYPE_ADHOC:
  1554. /* assume default assoc id */
  1555. priv->assoc_id = 1;
  1556. iwl_rxon_add_station(priv, priv->bssid, 0);
  1557. iwl_send_beacon_cmd(priv);
  1558. break;
  1559. default:
  1560. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1561. __func__, priv->iw_mode);
  1562. break;
  1563. }
  1564. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1565. priv->assoc_station_added = 1;
  1566. spin_lock_irqsave(&priv->lock, flags);
  1567. iwl_activate_qos(priv, 0);
  1568. spin_unlock_irqrestore(&priv->lock, flags);
  1569. /* the chain noise calibration will enabled PM upon completion
  1570. * If chain noise has already been run, then we need to enable
  1571. * power management here */
  1572. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1573. iwl_power_enable_management(priv);
  1574. /* Enable Rx differential gain and sensitivity calibrations */
  1575. iwl_chain_noise_reset(priv);
  1576. priv->start_calib = 1;
  1577. }
  1578. /*****************************************************************************
  1579. *
  1580. * mac80211 entry point functions
  1581. *
  1582. *****************************************************************************/
  1583. #define UCODE_READY_TIMEOUT (4 * HZ)
  1584. static int iwl_mac_start(struct ieee80211_hw *hw)
  1585. {
  1586. struct iwl_priv *priv = hw->priv;
  1587. int ret;
  1588. IWL_DEBUG_MAC80211(priv, "enter\n");
  1589. /* we should be verifying the device is ready to be opened */
  1590. mutex_lock(&priv->mutex);
  1591. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1592. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1593. * ucode filename and max sizes are card-specific. */
  1594. if (!priv->ucode_code.len) {
  1595. ret = iwl_read_ucode(priv);
  1596. if (ret) {
  1597. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1598. mutex_unlock(&priv->mutex);
  1599. return ret;
  1600. }
  1601. }
  1602. ret = __iwl_up(priv);
  1603. mutex_unlock(&priv->mutex);
  1604. iwl_rfkill_set_hw_state(priv);
  1605. if (ret)
  1606. return ret;
  1607. if (iwl_is_rfkill(priv))
  1608. goto out;
  1609. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1610. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1611. * mac80211 will not be run successfully. */
  1612. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1613. test_bit(STATUS_READY, &priv->status),
  1614. UCODE_READY_TIMEOUT);
  1615. if (!ret) {
  1616. if (!test_bit(STATUS_READY, &priv->status)) {
  1617. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1618. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1619. return -ETIMEDOUT;
  1620. }
  1621. }
  1622. out:
  1623. priv->is_open = 1;
  1624. IWL_DEBUG_MAC80211(priv, "leave\n");
  1625. return 0;
  1626. }
  1627. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1628. {
  1629. struct iwl_priv *priv = hw->priv;
  1630. IWL_DEBUG_MAC80211(priv, "enter\n");
  1631. if (!priv->is_open) {
  1632. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1633. return;
  1634. }
  1635. priv->is_open = 0;
  1636. if (iwl_is_ready_rf(priv)) {
  1637. /* stop mac, cancel any scan request and clear
  1638. * RXON_FILTER_ASSOC_MSK BIT
  1639. */
  1640. mutex_lock(&priv->mutex);
  1641. iwl_scan_cancel_timeout(priv, 100);
  1642. mutex_unlock(&priv->mutex);
  1643. }
  1644. iwl_down(priv);
  1645. flush_workqueue(priv->workqueue);
  1646. /* enable interrupts again in order to receive rfkill changes */
  1647. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1648. iwl_enable_interrupts(priv);
  1649. IWL_DEBUG_MAC80211(priv, "leave\n");
  1650. }
  1651. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1652. {
  1653. struct iwl_priv *priv = hw->priv;
  1654. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1655. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1656. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1657. if (iwl_tx_skb(priv, skb))
  1658. dev_kfree_skb_any(skb);
  1659. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1660. return NETDEV_TX_OK;
  1661. }
  1662. void iwl_config_ap(struct iwl_priv *priv)
  1663. {
  1664. int ret = 0;
  1665. unsigned long flags;
  1666. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1667. return;
  1668. /* The following should be done only at AP bring up */
  1669. if (!iwl_is_associated(priv)) {
  1670. /* RXON - unassoc (to set timing command) */
  1671. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1672. iwlcore_commit_rxon(priv);
  1673. /* RXON Timing */
  1674. iwl_setup_rxon_timing(priv);
  1675. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1676. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1677. if (ret)
  1678. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1679. "Attempting to continue.\n");
  1680. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1681. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1682. /* FIXME: what should be the assoc_id for AP? */
  1683. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1684. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1685. priv->staging_rxon.flags |=
  1686. RXON_FLG_SHORT_PREAMBLE_MSK;
  1687. else
  1688. priv->staging_rxon.flags &=
  1689. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1690. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1691. if (priv->assoc_capability &
  1692. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1693. priv->staging_rxon.flags |=
  1694. RXON_FLG_SHORT_SLOT_MSK;
  1695. else
  1696. priv->staging_rxon.flags &=
  1697. ~RXON_FLG_SHORT_SLOT_MSK;
  1698. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1699. priv->staging_rxon.flags &=
  1700. ~RXON_FLG_SHORT_SLOT_MSK;
  1701. }
  1702. /* restore RXON assoc */
  1703. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1704. iwlcore_commit_rxon(priv);
  1705. spin_lock_irqsave(&priv->lock, flags);
  1706. iwl_activate_qos(priv, 1);
  1707. spin_unlock_irqrestore(&priv->lock, flags);
  1708. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  1709. }
  1710. iwl_send_beacon_cmd(priv);
  1711. /* FIXME - we need to add code here to detect a totally new
  1712. * configuration, reset the AP, unassoc, rxon timing, assoc,
  1713. * clear sta table, add BCAST sta... */
  1714. }
  1715. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  1716. struct ieee80211_key_conf *keyconf, const u8 *addr,
  1717. u32 iv32, u16 *phase1key)
  1718. {
  1719. struct iwl_priv *priv = hw->priv;
  1720. IWL_DEBUG_MAC80211(priv, "enter\n");
  1721. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  1722. IWL_DEBUG_MAC80211(priv, "leave\n");
  1723. }
  1724. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  1725. struct ieee80211_vif *vif,
  1726. struct ieee80211_sta *sta,
  1727. struct ieee80211_key_conf *key)
  1728. {
  1729. struct iwl_priv *priv = hw->priv;
  1730. const u8 *addr;
  1731. int ret;
  1732. u8 sta_id;
  1733. bool is_default_wep_key = false;
  1734. IWL_DEBUG_MAC80211(priv, "enter\n");
  1735. if (priv->hw_params.sw_crypto) {
  1736. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  1737. return -EOPNOTSUPP;
  1738. }
  1739. addr = sta ? sta->addr : iwl_bcast_addr;
  1740. sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
  1741. if (sta_id == IWL_INVALID_STATION) {
  1742. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  1743. addr);
  1744. return -EINVAL;
  1745. }
  1746. mutex_lock(&priv->mutex);
  1747. iwl_scan_cancel_timeout(priv, 100);
  1748. mutex_unlock(&priv->mutex);
  1749. /* If we are getting WEP group key and we didn't receive any key mapping
  1750. * so far, we are in legacy wep mode (group key only), otherwise we are
  1751. * in 1X mode.
  1752. * In legacy wep mode, we use another host command to the uCode */
  1753. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  1754. priv->iw_mode != NL80211_IFTYPE_AP) {
  1755. if (cmd == SET_KEY)
  1756. is_default_wep_key = !priv->key_mapping_key;
  1757. else
  1758. is_default_wep_key =
  1759. (key->hw_key_idx == HW_KEY_DEFAULT);
  1760. }
  1761. switch (cmd) {
  1762. case SET_KEY:
  1763. if (is_default_wep_key)
  1764. ret = iwl_set_default_wep_key(priv, key);
  1765. else
  1766. ret = iwl_set_dynamic_key(priv, key, sta_id);
  1767. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  1768. break;
  1769. case DISABLE_KEY:
  1770. if (is_default_wep_key)
  1771. ret = iwl_remove_default_wep_key(priv, key);
  1772. else
  1773. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  1774. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  1775. break;
  1776. default:
  1777. ret = -EINVAL;
  1778. }
  1779. IWL_DEBUG_MAC80211(priv, "leave\n");
  1780. return ret;
  1781. }
  1782. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  1783. enum ieee80211_ampdu_mlme_action action,
  1784. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  1785. {
  1786. struct iwl_priv *priv = hw->priv;
  1787. int ret;
  1788. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  1789. sta->addr, tid);
  1790. if (!(priv->cfg->sku & IWL_SKU_N))
  1791. return -EACCES;
  1792. switch (action) {
  1793. case IEEE80211_AMPDU_RX_START:
  1794. IWL_DEBUG_HT(priv, "start Rx\n");
  1795. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  1796. case IEEE80211_AMPDU_RX_STOP:
  1797. IWL_DEBUG_HT(priv, "stop Rx\n");
  1798. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  1799. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1800. return 0;
  1801. else
  1802. return ret;
  1803. case IEEE80211_AMPDU_TX_START:
  1804. IWL_DEBUG_HT(priv, "start Tx\n");
  1805. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  1806. case IEEE80211_AMPDU_TX_STOP:
  1807. IWL_DEBUG_HT(priv, "stop Tx\n");
  1808. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  1809. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1810. return 0;
  1811. else
  1812. return ret;
  1813. default:
  1814. IWL_DEBUG_HT(priv, "unknown\n");
  1815. return -EINVAL;
  1816. break;
  1817. }
  1818. return 0;
  1819. }
  1820. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  1821. struct ieee80211_low_level_stats *stats)
  1822. {
  1823. struct iwl_priv *priv = hw->priv;
  1824. priv = hw->priv;
  1825. IWL_DEBUG_MAC80211(priv, "enter\n");
  1826. IWL_DEBUG_MAC80211(priv, "leave\n");
  1827. return 0;
  1828. }
  1829. /*****************************************************************************
  1830. *
  1831. * sysfs attributes
  1832. *
  1833. *****************************************************************************/
  1834. #ifdef CONFIG_IWLWIFI_DEBUG
  1835. /*
  1836. * The following adds a new attribute to the sysfs representation
  1837. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  1838. * used for controlling the debug level.
  1839. *
  1840. * See the level definitions in iwl for details.
  1841. */
  1842. static ssize_t show_debug_level(struct device *d,
  1843. struct device_attribute *attr, char *buf)
  1844. {
  1845. struct iwl_priv *priv = d->driver_data;
  1846. return sprintf(buf, "0x%08X\n", priv->debug_level);
  1847. }
  1848. static ssize_t store_debug_level(struct device *d,
  1849. struct device_attribute *attr,
  1850. const char *buf, size_t count)
  1851. {
  1852. struct iwl_priv *priv = d->driver_data;
  1853. unsigned long val;
  1854. int ret;
  1855. ret = strict_strtoul(buf, 0, &val);
  1856. if (ret)
  1857. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  1858. else
  1859. priv->debug_level = val;
  1860. return strnlen(buf, count);
  1861. }
  1862. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  1863. show_debug_level, store_debug_level);
  1864. #endif /* CONFIG_IWLWIFI_DEBUG */
  1865. static ssize_t show_version(struct device *d,
  1866. struct device_attribute *attr, char *buf)
  1867. {
  1868. struct iwl_priv *priv = d->driver_data;
  1869. struct iwl_alive_resp *palive = &priv->card_alive;
  1870. ssize_t pos = 0;
  1871. u16 eeprom_ver;
  1872. if (palive->is_valid)
  1873. pos += sprintf(buf + pos,
  1874. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  1875. "fw type: 0x%01X 0x%01X\n",
  1876. palive->ucode_major, palive->ucode_minor,
  1877. palive->sw_rev[0], palive->sw_rev[1],
  1878. palive->ver_type, palive->ver_subtype);
  1879. else
  1880. pos += sprintf(buf + pos, "fw not loaded\n");
  1881. if (priv->eeprom) {
  1882. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1883. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  1884. eeprom_ver);
  1885. } else {
  1886. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  1887. }
  1888. return pos;
  1889. }
  1890. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  1891. static ssize_t show_temperature(struct device *d,
  1892. struct device_attribute *attr, char *buf)
  1893. {
  1894. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1895. if (!iwl_is_alive(priv))
  1896. return -EAGAIN;
  1897. return sprintf(buf, "%d\n", priv->temperature);
  1898. }
  1899. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  1900. static ssize_t show_tx_power(struct device *d,
  1901. struct device_attribute *attr, char *buf)
  1902. {
  1903. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1904. if (!iwl_is_ready_rf(priv))
  1905. return sprintf(buf, "off\n");
  1906. else
  1907. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  1908. }
  1909. static ssize_t store_tx_power(struct device *d,
  1910. struct device_attribute *attr,
  1911. const char *buf, size_t count)
  1912. {
  1913. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1914. unsigned long val;
  1915. int ret;
  1916. ret = strict_strtoul(buf, 10, &val);
  1917. if (ret)
  1918. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  1919. else
  1920. iwl_set_tx_power(priv, val, false);
  1921. return count;
  1922. }
  1923. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  1924. static ssize_t show_flags(struct device *d,
  1925. struct device_attribute *attr, char *buf)
  1926. {
  1927. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1928. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  1929. }
  1930. static ssize_t store_flags(struct device *d,
  1931. struct device_attribute *attr,
  1932. const char *buf, size_t count)
  1933. {
  1934. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1935. unsigned long val;
  1936. u32 flags;
  1937. int ret = strict_strtoul(buf, 0, &val);
  1938. if (ret)
  1939. return ret;
  1940. flags = (u32)val;
  1941. mutex_lock(&priv->mutex);
  1942. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  1943. /* Cancel any currently running scans... */
  1944. if (iwl_scan_cancel_timeout(priv, 100))
  1945. IWL_WARN(priv, "Could not cancel scan.\n");
  1946. else {
  1947. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  1948. priv->staging_rxon.flags = cpu_to_le32(flags);
  1949. iwlcore_commit_rxon(priv);
  1950. }
  1951. }
  1952. mutex_unlock(&priv->mutex);
  1953. return count;
  1954. }
  1955. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  1956. static ssize_t show_filter_flags(struct device *d,
  1957. struct device_attribute *attr, char *buf)
  1958. {
  1959. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1960. return sprintf(buf, "0x%04X\n",
  1961. le32_to_cpu(priv->active_rxon.filter_flags));
  1962. }
  1963. static ssize_t store_filter_flags(struct device *d,
  1964. struct device_attribute *attr,
  1965. const char *buf, size_t count)
  1966. {
  1967. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1968. unsigned long val;
  1969. u32 filter_flags;
  1970. int ret = strict_strtoul(buf, 0, &val);
  1971. if (ret)
  1972. return ret;
  1973. filter_flags = (u32)val;
  1974. mutex_lock(&priv->mutex);
  1975. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  1976. /* Cancel any currently running scans... */
  1977. if (iwl_scan_cancel_timeout(priv, 100))
  1978. IWL_WARN(priv, "Could not cancel scan.\n");
  1979. else {
  1980. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  1981. "0x%04X\n", filter_flags);
  1982. priv->staging_rxon.filter_flags =
  1983. cpu_to_le32(filter_flags);
  1984. iwlcore_commit_rxon(priv);
  1985. }
  1986. }
  1987. mutex_unlock(&priv->mutex);
  1988. return count;
  1989. }
  1990. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  1991. store_filter_flags);
  1992. static ssize_t store_power_level(struct device *d,
  1993. struct device_attribute *attr,
  1994. const char *buf, size_t count)
  1995. {
  1996. struct iwl_priv *priv = dev_get_drvdata(d);
  1997. int ret;
  1998. unsigned long mode;
  1999. mutex_lock(&priv->mutex);
  2000. ret = strict_strtoul(buf, 10, &mode);
  2001. if (ret)
  2002. goto out;
  2003. ret = iwl_power_set_user_mode(priv, mode);
  2004. if (ret) {
  2005. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2006. goto out;
  2007. }
  2008. ret = count;
  2009. out:
  2010. mutex_unlock(&priv->mutex);
  2011. return ret;
  2012. }
  2013. static ssize_t show_power_level(struct device *d,
  2014. struct device_attribute *attr, char *buf)
  2015. {
  2016. struct iwl_priv *priv = dev_get_drvdata(d);
  2017. int mode = priv->power_data.user_power_setting;
  2018. int system = priv->power_data.system_power_setting;
  2019. int level = priv->power_data.power_mode;
  2020. char *p = buf;
  2021. switch (system) {
  2022. case IWL_POWER_SYS_AUTO:
  2023. p += sprintf(p, "SYSTEM:auto");
  2024. break;
  2025. case IWL_POWER_SYS_AC:
  2026. p += sprintf(p, "SYSTEM:ac");
  2027. break;
  2028. case IWL_POWER_SYS_BATTERY:
  2029. p += sprintf(p, "SYSTEM:battery");
  2030. break;
  2031. }
  2032. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2033. "fixed" : "auto");
  2034. p += sprintf(p, "\tINDEX:%d", level);
  2035. p += sprintf(p, "\n");
  2036. return p - buf + 1;
  2037. }
  2038. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2039. store_power_level);
  2040. static ssize_t show_statistics(struct device *d,
  2041. struct device_attribute *attr, char *buf)
  2042. {
  2043. struct iwl_priv *priv = dev_get_drvdata(d);
  2044. u32 size = sizeof(struct iwl_notif_statistics);
  2045. u32 len = 0, ofs = 0;
  2046. u8 *data = (u8 *)&priv->statistics;
  2047. int rc = 0;
  2048. if (!iwl_is_alive(priv))
  2049. return -EAGAIN;
  2050. mutex_lock(&priv->mutex);
  2051. rc = iwl_send_statistics_request(priv, 0);
  2052. mutex_unlock(&priv->mutex);
  2053. if (rc) {
  2054. len = sprintf(buf,
  2055. "Error sending statistics request: 0x%08X\n", rc);
  2056. return len;
  2057. }
  2058. while (size && (PAGE_SIZE - len)) {
  2059. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2060. PAGE_SIZE - len, 1);
  2061. len = strlen(buf);
  2062. if (PAGE_SIZE - len)
  2063. buf[len++] = '\n';
  2064. ofs += 16;
  2065. size -= min(size, 16U);
  2066. }
  2067. return len;
  2068. }
  2069. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2070. /*****************************************************************************
  2071. *
  2072. * driver setup and teardown
  2073. *
  2074. *****************************************************************************/
  2075. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2076. {
  2077. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2078. init_waitqueue_head(&priv->wait_command_queue);
  2079. INIT_WORK(&priv->up, iwl_bg_up);
  2080. INIT_WORK(&priv->restart, iwl_bg_restart);
  2081. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2082. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2083. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2084. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2085. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2086. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2087. iwl_setup_scan_deferred_work(priv);
  2088. iwl_setup_power_deferred_work(priv);
  2089. if (priv->cfg->ops->lib->setup_deferred_work)
  2090. priv->cfg->ops->lib->setup_deferred_work(priv);
  2091. init_timer(&priv->statistics_periodic);
  2092. priv->statistics_periodic.data = (unsigned long)priv;
  2093. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2094. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2095. iwl_irq_tasklet, (unsigned long)priv);
  2096. }
  2097. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2098. {
  2099. if (priv->cfg->ops->lib->cancel_deferred_work)
  2100. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2101. cancel_delayed_work_sync(&priv->init_alive_start);
  2102. cancel_delayed_work(&priv->scan_check);
  2103. cancel_delayed_work_sync(&priv->set_power_save);
  2104. cancel_delayed_work(&priv->alive_start);
  2105. cancel_work_sync(&priv->beacon_update);
  2106. del_timer_sync(&priv->statistics_periodic);
  2107. }
  2108. static struct attribute *iwl_sysfs_entries[] = {
  2109. &dev_attr_flags.attr,
  2110. &dev_attr_filter_flags.attr,
  2111. &dev_attr_power_level.attr,
  2112. &dev_attr_statistics.attr,
  2113. &dev_attr_temperature.attr,
  2114. &dev_attr_tx_power.attr,
  2115. #ifdef CONFIG_IWLWIFI_DEBUG
  2116. &dev_attr_debug_level.attr,
  2117. #endif
  2118. &dev_attr_version.attr,
  2119. NULL
  2120. };
  2121. static struct attribute_group iwl_attribute_group = {
  2122. .name = NULL, /* put in device directory */
  2123. .attrs = iwl_sysfs_entries,
  2124. };
  2125. static struct ieee80211_ops iwl_hw_ops = {
  2126. .tx = iwl_mac_tx,
  2127. .start = iwl_mac_start,
  2128. .stop = iwl_mac_stop,
  2129. .add_interface = iwl_mac_add_interface,
  2130. .remove_interface = iwl_mac_remove_interface,
  2131. .config = iwl_mac_config,
  2132. .config_interface = iwl_mac_config_interface,
  2133. .configure_filter = iwl_configure_filter,
  2134. .set_key = iwl_mac_set_key,
  2135. .update_tkip_key = iwl_mac_update_tkip_key,
  2136. .get_stats = iwl_mac_get_stats,
  2137. .get_tx_stats = iwl_mac_get_tx_stats,
  2138. .conf_tx = iwl_mac_conf_tx,
  2139. .reset_tsf = iwl_mac_reset_tsf,
  2140. .bss_info_changed = iwl_bss_info_changed,
  2141. .ampdu_action = iwl_mac_ampdu_action,
  2142. .hw_scan = iwl_mac_hw_scan
  2143. };
  2144. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2145. {
  2146. int err = 0;
  2147. struct iwl_priv *priv;
  2148. struct ieee80211_hw *hw;
  2149. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2150. unsigned long flags;
  2151. u16 pci_cmd;
  2152. /************************
  2153. * 1. Allocating HW data
  2154. ************************/
  2155. /* Disabling hardware scan means that mac80211 will perform scans
  2156. * "the hard way", rather than using device's scan. */
  2157. if (cfg->mod_params->disable_hw_scan) {
  2158. if (cfg->mod_params->debug & IWL_DL_INFO)
  2159. dev_printk(KERN_DEBUG, &(pdev->dev),
  2160. "Disabling hw_scan\n");
  2161. iwl_hw_ops.hw_scan = NULL;
  2162. }
  2163. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2164. if (!hw) {
  2165. err = -ENOMEM;
  2166. goto out;
  2167. }
  2168. priv = hw->priv;
  2169. /* At this point both hw and priv are allocated. */
  2170. SET_IEEE80211_DEV(hw, &pdev->dev);
  2171. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2172. priv->cfg = cfg;
  2173. priv->pci_dev = pdev;
  2174. #ifdef CONFIG_IWLWIFI_DEBUG
  2175. priv->debug_level = priv->cfg->mod_params->debug;
  2176. atomic_set(&priv->restrict_refcnt, 0);
  2177. #endif
  2178. /**************************
  2179. * 2. Initializing PCI bus
  2180. **************************/
  2181. if (pci_enable_device(pdev)) {
  2182. err = -ENODEV;
  2183. goto out_ieee80211_free_hw;
  2184. }
  2185. pci_set_master(pdev);
  2186. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2187. if (!err)
  2188. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2189. if (err) {
  2190. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2191. if (!err)
  2192. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2193. /* both attempts failed: */
  2194. if (err) {
  2195. IWL_WARN(priv, "No suitable DMA available.\n");
  2196. goto out_pci_disable_device;
  2197. }
  2198. }
  2199. err = pci_request_regions(pdev, DRV_NAME);
  2200. if (err)
  2201. goto out_pci_disable_device;
  2202. pci_set_drvdata(pdev, priv);
  2203. /***********************
  2204. * 3. Read REV register
  2205. ***********************/
  2206. priv->hw_base = pci_iomap(pdev, 0, 0);
  2207. if (!priv->hw_base) {
  2208. err = -ENODEV;
  2209. goto out_pci_release_regions;
  2210. }
  2211. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2212. (unsigned long long) pci_resource_len(pdev, 0));
  2213. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2214. iwl_hw_detect(priv);
  2215. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2216. priv->cfg->name, priv->hw_rev);
  2217. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2218. * PCI Tx retries from interfering with C3 CPU state */
  2219. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2220. /* amp init */
  2221. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2222. if (err < 0) {
  2223. IWL_ERR(priv, "Failed to init APMG\n");
  2224. goto out_iounmap;
  2225. }
  2226. /*****************
  2227. * 4. Read EEPROM
  2228. *****************/
  2229. /* Read the EEPROM */
  2230. err = iwl_eeprom_init(priv);
  2231. if (err) {
  2232. IWL_ERR(priv, "Unable to init EEPROM\n");
  2233. goto out_iounmap;
  2234. }
  2235. err = iwl_eeprom_check_version(priv);
  2236. if (err)
  2237. goto out_free_eeprom;
  2238. /* extract MAC Address */
  2239. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2240. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2241. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2242. /************************
  2243. * 5. Setup HW constants
  2244. ************************/
  2245. if (iwl_set_hw_params(priv)) {
  2246. IWL_ERR(priv, "failed to set hw parameters\n");
  2247. goto out_free_eeprom;
  2248. }
  2249. /*******************
  2250. * 6. Setup priv
  2251. *******************/
  2252. err = iwl_init_drv(priv);
  2253. if (err)
  2254. goto out_free_eeprom;
  2255. /* At this point both hw and priv are initialized. */
  2256. /********************
  2257. * 7. Setup services
  2258. ********************/
  2259. spin_lock_irqsave(&priv->lock, flags);
  2260. iwl_disable_interrupts(priv);
  2261. spin_unlock_irqrestore(&priv->lock, flags);
  2262. pci_enable_msi(priv->pci_dev);
  2263. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2264. DRV_NAME, priv);
  2265. if (err) {
  2266. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2267. goto out_disable_msi;
  2268. }
  2269. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2270. if (err) {
  2271. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2272. goto out_free_irq;
  2273. }
  2274. iwl_setup_deferred_work(priv);
  2275. iwl_setup_rx_handlers(priv);
  2276. /**********************************
  2277. * 8. Setup and register mac80211
  2278. **********************************/
  2279. /* enable interrupts if needed: hw bug w/a */
  2280. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2281. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2282. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2283. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2284. }
  2285. iwl_enable_interrupts(priv);
  2286. err = iwl_setup_mac(priv);
  2287. if (err)
  2288. goto out_remove_sysfs;
  2289. err = iwl_dbgfs_register(priv, DRV_NAME);
  2290. if (err)
  2291. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  2292. /* If platform's RF_KILL switch is NOT set to KILL */
  2293. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2294. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2295. else
  2296. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2297. err = iwl_rfkill_init(priv);
  2298. if (err)
  2299. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2300. "Ignoring error: %d\n", err);
  2301. else
  2302. iwl_rfkill_set_hw_state(priv);
  2303. iwl_power_initialize(priv);
  2304. return 0;
  2305. out_remove_sysfs:
  2306. destroy_workqueue(priv->workqueue);
  2307. priv->workqueue = NULL;
  2308. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2309. out_free_irq:
  2310. free_irq(priv->pci_dev->irq, priv);
  2311. out_disable_msi:
  2312. pci_disable_msi(priv->pci_dev);
  2313. iwl_uninit_drv(priv);
  2314. out_free_eeprom:
  2315. iwl_eeprom_free(priv);
  2316. out_iounmap:
  2317. pci_iounmap(pdev, priv->hw_base);
  2318. out_pci_release_regions:
  2319. pci_set_drvdata(pdev, NULL);
  2320. pci_release_regions(pdev);
  2321. out_pci_disable_device:
  2322. pci_disable_device(pdev);
  2323. out_ieee80211_free_hw:
  2324. ieee80211_free_hw(priv->hw);
  2325. out:
  2326. return err;
  2327. }
  2328. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2329. {
  2330. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2331. unsigned long flags;
  2332. if (!priv)
  2333. return;
  2334. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2335. iwl_dbgfs_unregister(priv);
  2336. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2337. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2338. * to be called and iwl_down since we are removing the device
  2339. * we need to set STATUS_EXIT_PENDING bit.
  2340. */
  2341. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2342. if (priv->mac80211_registered) {
  2343. ieee80211_unregister_hw(priv->hw);
  2344. priv->mac80211_registered = 0;
  2345. } else {
  2346. iwl_down(priv);
  2347. }
  2348. /* make sure we flush any pending irq or
  2349. * tasklet for the driver
  2350. */
  2351. spin_lock_irqsave(&priv->lock, flags);
  2352. iwl_disable_interrupts(priv);
  2353. spin_unlock_irqrestore(&priv->lock, flags);
  2354. iwl_synchronize_irq(priv);
  2355. iwl_rfkill_unregister(priv);
  2356. iwl_dealloc_ucode_pci(priv);
  2357. if (priv->rxq.bd)
  2358. iwl_rx_queue_free(priv, &priv->rxq);
  2359. iwl_hw_txq_ctx_free(priv);
  2360. priv->cfg->ops->smgmt->clear_station_table(priv);
  2361. iwl_eeprom_free(priv);
  2362. /*netif_stop_queue(dev); */
  2363. flush_workqueue(priv->workqueue);
  2364. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  2365. * priv->workqueue... so we can't take down the workqueue
  2366. * until now... */
  2367. destroy_workqueue(priv->workqueue);
  2368. priv->workqueue = NULL;
  2369. free_irq(priv->pci_dev->irq, priv);
  2370. pci_disable_msi(priv->pci_dev);
  2371. pci_iounmap(pdev, priv->hw_base);
  2372. pci_release_regions(pdev);
  2373. pci_disable_device(pdev);
  2374. pci_set_drvdata(pdev, NULL);
  2375. iwl_uninit_drv(priv);
  2376. if (priv->ibss_beacon)
  2377. dev_kfree_skb(priv->ibss_beacon);
  2378. ieee80211_free_hw(priv->hw);
  2379. }
  2380. /*****************************************************************************
  2381. *
  2382. * driver and module entry point
  2383. *
  2384. *****************************************************************************/
  2385. /* Hardware specific file defines the PCI IDs table for that hardware module */
  2386. static struct pci_device_id iwl_hw_card_ids[] = {
  2387. #ifdef CONFIG_IWL4965
  2388. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  2389. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  2390. #endif /* CONFIG_IWL4965 */
  2391. #ifdef CONFIG_IWL5000
  2392. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  2393. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  2394. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  2395. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  2396. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  2397. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  2398. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  2399. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  2400. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  2401. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  2402. /* 5350 WiFi/WiMax */
  2403. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  2404. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  2405. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  2406. /* 5150 Wifi/WiMax */
  2407. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  2408. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  2409. /* 6000/6050 Series */
  2410. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  2411. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  2412. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  2413. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2414. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2415. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  2416. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2417. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2418. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2419. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2420. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2421. /* 1000 Series WiFi */
  2422. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2423. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2424. #endif /* CONFIG_IWL5000 */
  2425. {0}
  2426. };
  2427. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  2428. static struct pci_driver iwl_driver = {
  2429. .name = DRV_NAME,
  2430. .id_table = iwl_hw_card_ids,
  2431. .probe = iwl_pci_probe,
  2432. .remove = __devexit_p(iwl_pci_remove),
  2433. #ifdef CONFIG_PM
  2434. .suspend = iwl_pci_suspend,
  2435. .resume = iwl_pci_resume,
  2436. #endif
  2437. };
  2438. static int __init iwl_init(void)
  2439. {
  2440. int ret;
  2441. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  2442. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  2443. ret = iwlagn_rate_control_register();
  2444. if (ret) {
  2445. printk(KERN_ERR DRV_NAME
  2446. "Unable to register rate control algorithm: %d\n", ret);
  2447. return ret;
  2448. }
  2449. ret = pci_register_driver(&iwl_driver);
  2450. if (ret) {
  2451. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  2452. goto error_register;
  2453. }
  2454. return ret;
  2455. error_register:
  2456. iwlagn_rate_control_unregister();
  2457. return ret;
  2458. }
  2459. static void __exit iwl_exit(void)
  2460. {
  2461. pci_unregister_driver(&iwl_driver);
  2462. iwlagn_rate_control_unregister();
  2463. }
  2464. module_exit(iwl_exit);
  2465. module_init(iwl_init);