ioatdma.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /*
  2. * Copyright(c) 2004 - 2007 Intel Corporation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the Free
  6. * Software Foundation; either version 2 of the License, or (at your option)
  7. * any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59
  16. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called COPYING.
  20. */
  21. #ifndef IOATDMA_H
  22. #define IOATDMA_H
  23. #include <linux/dmaengine.h>
  24. #include "ioatdma_hw.h"
  25. #include <linux/init.h>
  26. #include <linux/dmapool.h>
  27. #include <linux/cache.h>
  28. #include <linux/pci_ids.h>
  29. #define IOAT_DMA_VERSION "2.18"
  30. enum ioat_interrupt {
  31. none = 0,
  32. msix_multi_vector = 1,
  33. msix_single_vector = 2,
  34. msi = 3,
  35. intx = 4,
  36. };
  37. #define IOAT_LOW_COMPLETION_MASK 0xffffffc0
  38. #define IOAT_DMA_DCA_ANY_CPU ~0
  39. #define IOAT_WATCHDOG_PERIOD (2 * HZ)
  40. /**
  41. * struct ioatdma_device - internal representation of a IOAT device
  42. * @pdev: PCI-Express device
  43. * @reg_base: MMIO register space base address
  44. * @dma_pool: for allocating DMA descriptors
  45. * @common: embedded struct dma_device
  46. * @version: version of ioatdma device
  47. * @irq_mode: which style irq to use
  48. * @msix_entries: irq handlers
  49. * @idx: per channel data
  50. */
  51. struct ioatdma_device {
  52. struct pci_dev *pdev;
  53. void __iomem *reg_base;
  54. struct pci_pool *dma_pool;
  55. struct pci_pool *completion_pool;
  56. struct dma_device common;
  57. u8 version;
  58. enum ioat_interrupt irq_mode;
  59. struct delayed_work work;
  60. struct msix_entry msix_entries[4];
  61. struct ioat_dma_chan *idx[4];
  62. };
  63. /**
  64. * struct ioat_dma_chan - internal representation of a DMA channel
  65. */
  66. struct ioat_dma_chan {
  67. void __iomem *reg_base;
  68. dma_cookie_t completed_cookie;
  69. unsigned long last_completion;
  70. unsigned long last_completion_time;
  71. size_t xfercap; /* XFERCAP register value expanded out */
  72. spinlock_t cleanup_lock;
  73. spinlock_t desc_lock;
  74. struct list_head free_desc;
  75. struct list_head used_desc;
  76. unsigned long watchdog_completion;
  77. int watchdog_tcp_cookie;
  78. u32 watchdog_last_tcp_cookie;
  79. struct delayed_work work;
  80. int pending;
  81. int dmacount;
  82. int desccount;
  83. struct ioatdma_device *device;
  84. struct dma_chan common;
  85. dma_addr_t completion_addr;
  86. union {
  87. u64 full; /* HW completion writeback */
  88. struct {
  89. u32 low;
  90. u32 high;
  91. };
  92. } *completion_virt;
  93. unsigned long last_compl_desc_addr_hw;
  94. struct tasklet_struct cleanup_task;
  95. };
  96. /* wrapper around hardware descriptor format + additional software fields */
  97. /**
  98. * struct ioat_desc_sw - wrapper around hardware descriptor
  99. * @hw: hardware DMA descriptor
  100. * @node: this descriptor will either be on the free list,
  101. * or attached to a transaction list (async_tx.tx_list)
  102. * @tx_cnt: number of descriptors required to complete the transaction
  103. * @async_tx: the generic software descriptor for all engines
  104. */
  105. struct ioat_desc_sw {
  106. struct ioat_dma_descriptor *hw;
  107. struct list_head node;
  108. int tx_cnt;
  109. size_t len;
  110. dma_addr_t src;
  111. dma_addr_t dst;
  112. struct dma_async_tx_descriptor async_tx;
  113. };
  114. #if defined(CONFIG_INTEL_IOATDMA) || defined(CONFIG_INTEL_IOATDMA_MODULE)
  115. struct ioatdma_device *ioat_dma_probe(struct pci_dev *pdev,
  116. void __iomem *iobase);
  117. void ioat_dma_remove(struct ioatdma_device *device);
  118. struct dca_provider *ioat_dca_init(struct pci_dev *pdev, void __iomem *iobase);
  119. struct dca_provider *ioat2_dca_init(struct pci_dev *pdev, void __iomem *iobase);
  120. #else
  121. #define ioat_dma_probe(pdev, iobase) NULL
  122. #define ioat_dma_remove(device) do { } while (0)
  123. #define ioat_dca_init(pdev, iobase) NULL
  124. #define ioat2_dca_init(pdev, iobase) NULL
  125. #endif
  126. #endif /* IOATDMA_H */