cx88-video.c 56 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145
  1. /*
  2. *
  3. * device driver for Conexant 2388x based TV cards
  4. * video4linux video interface
  5. *
  6. * (c) 2003-04 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  7. *
  8. * (c) 2005-2006 Mauro Carvalho Chehab <mchehab@infradead.org>
  9. * - Multituner support
  10. * - video_ioctl2 conversion
  11. * - PAL/M fixes
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2 of the License, or
  16. * (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/init.h>
  28. #include <linux/list.h>
  29. #include <linux/module.h>
  30. #include <linux/kmod.h>
  31. #include <linux/kernel.h>
  32. #include <linux/slab.h>
  33. #include <linux/interrupt.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/kthread.h>
  37. #include <asm/div64.h>
  38. #include "cx88.h"
  39. #include <media/v4l2-common.h>
  40. #include <media/v4l2-ioctl.h>
  41. #include <media/wm8775.h>
  42. MODULE_DESCRIPTION("v4l2 driver module for cx2388x based TV cards");
  43. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  44. MODULE_LICENSE("GPL");
  45. /* ------------------------------------------------------------------ */
  46. static unsigned int video_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  47. static unsigned int vbi_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  48. static unsigned int radio_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  49. module_param_array(video_nr, int, NULL, 0444);
  50. module_param_array(vbi_nr, int, NULL, 0444);
  51. module_param_array(radio_nr, int, NULL, 0444);
  52. MODULE_PARM_DESC(video_nr,"video device numbers");
  53. MODULE_PARM_DESC(vbi_nr,"vbi device numbers");
  54. MODULE_PARM_DESC(radio_nr,"radio device numbers");
  55. static unsigned int video_debug;
  56. module_param(video_debug,int,0644);
  57. MODULE_PARM_DESC(video_debug,"enable debug messages [video]");
  58. static unsigned int irq_debug;
  59. module_param(irq_debug,int,0644);
  60. MODULE_PARM_DESC(irq_debug,"enable debug messages [IRQ handler]");
  61. static unsigned int vid_limit = 16;
  62. module_param(vid_limit,int,0644);
  63. MODULE_PARM_DESC(vid_limit,"capture memory limit in megabytes");
  64. #define dprintk(level,fmt, arg...) if (video_debug >= level) \
  65. printk(KERN_DEBUG "%s/0: " fmt, core->name , ## arg)
  66. /* ------------------------------------------------------------------- */
  67. /* static data */
  68. static const struct cx8800_fmt formats[] = {
  69. {
  70. .name = "8 bpp, gray",
  71. .fourcc = V4L2_PIX_FMT_GREY,
  72. .cxformat = ColorFormatY8,
  73. .depth = 8,
  74. .flags = FORMAT_FLAGS_PACKED,
  75. },{
  76. .name = "15 bpp RGB, le",
  77. .fourcc = V4L2_PIX_FMT_RGB555,
  78. .cxformat = ColorFormatRGB15,
  79. .depth = 16,
  80. .flags = FORMAT_FLAGS_PACKED,
  81. },{
  82. .name = "15 bpp RGB, be",
  83. .fourcc = V4L2_PIX_FMT_RGB555X,
  84. .cxformat = ColorFormatRGB15 | ColorFormatBSWAP,
  85. .depth = 16,
  86. .flags = FORMAT_FLAGS_PACKED,
  87. },{
  88. .name = "16 bpp RGB, le",
  89. .fourcc = V4L2_PIX_FMT_RGB565,
  90. .cxformat = ColorFormatRGB16,
  91. .depth = 16,
  92. .flags = FORMAT_FLAGS_PACKED,
  93. },{
  94. .name = "16 bpp RGB, be",
  95. .fourcc = V4L2_PIX_FMT_RGB565X,
  96. .cxformat = ColorFormatRGB16 | ColorFormatBSWAP,
  97. .depth = 16,
  98. .flags = FORMAT_FLAGS_PACKED,
  99. },{
  100. .name = "24 bpp RGB, le",
  101. .fourcc = V4L2_PIX_FMT_BGR24,
  102. .cxformat = ColorFormatRGB24,
  103. .depth = 24,
  104. .flags = FORMAT_FLAGS_PACKED,
  105. },{
  106. .name = "32 bpp RGB, le",
  107. .fourcc = V4L2_PIX_FMT_BGR32,
  108. .cxformat = ColorFormatRGB32,
  109. .depth = 32,
  110. .flags = FORMAT_FLAGS_PACKED,
  111. },{
  112. .name = "32 bpp RGB, be",
  113. .fourcc = V4L2_PIX_FMT_RGB32,
  114. .cxformat = ColorFormatRGB32 | ColorFormatBSWAP | ColorFormatWSWAP,
  115. .depth = 32,
  116. .flags = FORMAT_FLAGS_PACKED,
  117. },{
  118. .name = "4:2:2, packed, YUYV",
  119. .fourcc = V4L2_PIX_FMT_YUYV,
  120. .cxformat = ColorFormatYUY2,
  121. .depth = 16,
  122. .flags = FORMAT_FLAGS_PACKED,
  123. },{
  124. .name = "4:2:2, packed, UYVY",
  125. .fourcc = V4L2_PIX_FMT_UYVY,
  126. .cxformat = ColorFormatYUY2 | ColorFormatBSWAP,
  127. .depth = 16,
  128. .flags = FORMAT_FLAGS_PACKED,
  129. },
  130. };
  131. static const struct cx8800_fmt* format_by_fourcc(unsigned int fourcc)
  132. {
  133. unsigned int i;
  134. for (i = 0; i < ARRAY_SIZE(formats); i++)
  135. if (formats[i].fourcc == fourcc)
  136. return formats+i;
  137. return NULL;
  138. }
  139. /* ------------------------------------------------------------------- */
  140. static const struct v4l2_queryctrl no_ctl = {
  141. .name = "42",
  142. .flags = V4L2_CTRL_FLAG_DISABLED,
  143. };
  144. static const struct cx88_ctrl cx8800_ctls[] = {
  145. /* --- video --- */
  146. {
  147. .v = {
  148. .id = V4L2_CID_BRIGHTNESS,
  149. .name = "Brightness",
  150. .minimum = 0x00,
  151. .maximum = 0xff,
  152. .step = 1,
  153. .default_value = 0x7f,
  154. .type = V4L2_CTRL_TYPE_INTEGER,
  155. },
  156. .off = 128,
  157. .reg = MO_CONTR_BRIGHT,
  158. .mask = 0x00ff,
  159. .shift = 0,
  160. },{
  161. .v = {
  162. .id = V4L2_CID_CONTRAST,
  163. .name = "Contrast",
  164. .minimum = 0,
  165. .maximum = 0xff,
  166. .step = 1,
  167. .default_value = 0x3f,
  168. .type = V4L2_CTRL_TYPE_INTEGER,
  169. },
  170. .off = 0,
  171. .reg = MO_CONTR_BRIGHT,
  172. .mask = 0xff00,
  173. .shift = 8,
  174. },{
  175. .v = {
  176. .id = V4L2_CID_HUE,
  177. .name = "Hue",
  178. .minimum = 0,
  179. .maximum = 0xff,
  180. .step = 1,
  181. .default_value = 0x7f,
  182. .type = V4L2_CTRL_TYPE_INTEGER,
  183. },
  184. .off = 128,
  185. .reg = MO_HUE,
  186. .mask = 0x00ff,
  187. .shift = 0,
  188. },{
  189. /* strictly, this only describes only U saturation.
  190. * V saturation is handled specially through code.
  191. */
  192. .v = {
  193. .id = V4L2_CID_SATURATION,
  194. .name = "Saturation",
  195. .minimum = 0,
  196. .maximum = 0xff,
  197. .step = 1,
  198. .default_value = 0x7f,
  199. .type = V4L2_CTRL_TYPE_INTEGER,
  200. },
  201. .off = 0,
  202. .reg = MO_UV_SATURATION,
  203. .mask = 0x00ff,
  204. .shift = 0,
  205. },{
  206. .v = {
  207. .id = V4L2_CID_CHROMA_AGC,
  208. .name = "Chroma AGC",
  209. .minimum = 0,
  210. .maximum = 1,
  211. .default_value = 0x1,
  212. .type = V4L2_CTRL_TYPE_BOOLEAN,
  213. },
  214. .reg = MO_INPUT_FORMAT,
  215. .mask = 1 << 10,
  216. .shift = 10,
  217. }, {
  218. .v = {
  219. .id = V4L2_CID_COLOR_KILLER,
  220. .name = "Color killer",
  221. .minimum = 0,
  222. .maximum = 1,
  223. .default_value = 0x1,
  224. .type = V4L2_CTRL_TYPE_BOOLEAN,
  225. },
  226. .reg = MO_INPUT_FORMAT,
  227. .mask = 1 << 9,
  228. .shift = 9,
  229. }, {
  230. /* --- audio --- */
  231. .v = {
  232. .id = V4L2_CID_AUDIO_MUTE,
  233. .name = "Mute",
  234. .minimum = 0,
  235. .maximum = 1,
  236. .default_value = 1,
  237. .type = V4L2_CTRL_TYPE_BOOLEAN,
  238. },
  239. .reg = AUD_VOL_CTL,
  240. .sreg = SHADOW_AUD_VOL_CTL,
  241. .mask = (1 << 6),
  242. .shift = 6,
  243. },{
  244. .v = {
  245. .id = V4L2_CID_AUDIO_VOLUME,
  246. .name = "Volume",
  247. .minimum = 0,
  248. .maximum = 0x3f,
  249. .step = 1,
  250. .default_value = 0x3f,
  251. .type = V4L2_CTRL_TYPE_INTEGER,
  252. },
  253. .reg = AUD_VOL_CTL,
  254. .sreg = SHADOW_AUD_VOL_CTL,
  255. .mask = 0x3f,
  256. .shift = 0,
  257. },{
  258. .v = {
  259. .id = V4L2_CID_AUDIO_BALANCE,
  260. .name = "Balance",
  261. .minimum = 0,
  262. .maximum = 0x7f,
  263. .step = 1,
  264. .default_value = 0x40,
  265. .type = V4L2_CTRL_TYPE_INTEGER,
  266. },
  267. .reg = AUD_BAL_CTL,
  268. .sreg = SHADOW_AUD_BAL_CTL,
  269. .mask = 0x7f,
  270. .shift = 0,
  271. }
  272. };
  273. enum { CX8800_CTLS = ARRAY_SIZE(cx8800_ctls) };
  274. /* Must be sorted from low to high control ID! */
  275. const u32 cx88_user_ctrls[] = {
  276. V4L2_CID_USER_CLASS,
  277. V4L2_CID_BRIGHTNESS,
  278. V4L2_CID_CONTRAST,
  279. V4L2_CID_SATURATION,
  280. V4L2_CID_HUE,
  281. V4L2_CID_AUDIO_VOLUME,
  282. V4L2_CID_AUDIO_BALANCE,
  283. V4L2_CID_AUDIO_MUTE,
  284. V4L2_CID_CHROMA_AGC,
  285. V4L2_CID_COLOR_KILLER,
  286. 0
  287. };
  288. EXPORT_SYMBOL(cx88_user_ctrls);
  289. static const u32 * const ctrl_classes[] = {
  290. cx88_user_ctrls,
  291. NULL
  292. };
  293. int cx8800_ctrl_query(struct cx88_core *core, struct v4l2_queryctrl *qctrl)
  294. {
  295. int i;
  296. if (qctrl->id < V4L2_CID_BASE ||
  297. qctrl->id >= V4L2_CID_LASTP1)
  298. return -EINVAL;
  299. for (i = 0; i < CX8800_CTLS; i++)
  300. if (cx8800_ctls[i].v.id == qctrl->id)
  301. break;
  302. if (i == CX8800_CTLS) {
  303. *qctrl = no_ctl;
  304. return 0;
  305. }
  306. *qctrl = cx8800_ctls[i].v;
  307. /* Report chroma AGC as inactive when SECAM is selected */
  308. if (cx8800_ctls[i].v.id == V4L2_CID_CHROMA_AGC &&
  309. core->tvnorm & V4L2_STD_SECAM)
  310. qctrl->flags |= V4L2_CTRL_FLAG_INACTIVE;
  311. return 0;
  312. }
  313. EXPORT_SYMBOL(cx8800_ctrl_query);
  314. /* ------------------------------------------------------------------- */
  315. /* resource management */
  316. static int res_get(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bit)
  317. {
  318. struct cx88_core *core = dev->core;
  319. if (fh->resources & bit)
  320. /* have it already allocated */
  321. return 1;
  322. /* is it free? */
  323. mutex_lock(&core->lock);
  324. if (dev->resources & bit) {
  325. /* no, someone else uses it */
  326. mutex_unlock(&core->lock);
  327. return 0;
  328. }
  329. /* it's free, grab it */
  330. fh->resources |= bit;
  331. dev->resources |= bit;
  332. dprintk(1,"res: get %d\n",bit);
  333. mutex_unlock(&core->lock);
  334. return 1;
  335. }
  336. static
  337. int res_check(struct cx8800_fh *fh, unsigned int bit)
  338. {
  339. return (fh->resources & bit);
  340. }
  341. static
  342. int res_locked(struct cx8800_dev *dev, unsigned int bit)
  343. {
  344. return (dev->resources & bit);
  345. }
  346. static
  347. void res_free(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bits)
  348. {
  349. struct cx88_core *core = dev->core;
  350. BUG_ON((fh->resources & bits) != bits);
  351. mutex_lock(&core->lock);
  352. fh->resources &= ~bits;
  353. dev->resources &= ~bits;
  354. dprintk(1,"res: put %d\n",bits);
  355. mutex_unlock(&core->lock);
  356. }
  357. /* ------------------------------------------------------------------ */
  358. int cx88_video_mux(struct cx88_core *core, unsigned int input)
  359. {
  360. /* struct cx88_core *core = dev->core; */
  361. dprintk(1,"video_mux: %d [vmux=%d,gpio=0x%x,0x%x,0x%x,0x%x]\n",
  362. input, INPUT(input).vmux,
  363. INPUT(input).gpio0,INPUT(input).gpio1,
  364. INPUT(input).gpio2,INPUT(input).gpio3);
  365. core->input = input;
  366. cx_andor(MO_INPUT_FORMAT, 0x03 << 14, INPUT(input).vmux << 14);
  367. cx_write(MO_GP3_IO, INPUT(input).gpio3);
  368. cx_write(MO_GP0_IO, INPUT(input).gpio0);
  369. cx_write(MO_GP1_IO, INPUT(input).gpio1);
  370. cx_write(MO_GP2_IO, INPUT(input).gpio2);
  371. switch (INPUT(input).type) {
  372. case CX88_VMUX_SVIDEO:
  373. cx_set(MO_AFECFG_IO, 0x00000001);
  374. cx_set(MO_INPUT_FORMAT, 0x00010010);
  375. cx_set(MO_FILTER_EVEN, 0x00002020);
  376. cx_set(MO_FILTER_ODD, 0x00002020);
  377. break;
  378. default:
  379. cx_clear(MO_AFECFG_IO, 0x00000001);
  380. cx_clear(MO_INPUT_FORMAT, 0x00010010);
  381. cx_clear(MO_FILTER_EVEN, 0x00002020);
  382. cx_clear(MO_FILTER_ODD, 0x00002020);
  383. break;
  384. }
  385. /* if there are audioroutes defined, we have an external
  386. ADC to deal with audio */
  387. if (INPUT(input).audioroute) {
  388. /* The wm8775 module has the "2" route hardwired into
  389. the initialization. Some boards may use different
  390. routes for different inputs. HVR-1300 surely does */
  391. if (core->board.audio_chip &&
  392. core->board.audio_chip == V4L2_IDENT_WM8775) {
  393. call_all(core, audio, s_routing,
  394. INPUT(input).audioroute, 0, 0);
  395. }
  396. /* cx2388's C-ADC is connected to the tuner only.
  397. When used with S-Video, that ADC is busy dealing with
  398. chroma, so an external must be used for baseband audio */
  399. if (INPUT(input).type != CX88_VMUX_TELEVISION &&
  400. INPUT(input).type != CX88_VMUX_CABLE) {
  401. /* "I2S ADC mode" */
  402. core->tvaudio = WW_I2SADC;
  403. cx88_set_tvaudio(core);
  404. } else {
  405. /* Normal mode */
  406. cx_write(AUD_I2SCNTL, 0x0);
  407. cx_clear(AUD_CTL, EN_I2SIN_ENABLE);
  408. }
  409. }
  410. return 0;
  411. }
  412. EXPORT_SYMBOL(cx88_video_mux);
  413. /* ------------------------------------------------------------------ */
  414. static int start_video_dma(struct cx8800_dev *dev,
  415. struct cx88_dmaqueue *q,
  416. struct cx88_buffer *buf)
  417. {
  418. struct cx88_core *core = dev->core;
  419. /* setup fifo + format */
  420. cx88_sram_channel_setup(core, &cx88_sram_channels[SRAM_CH21],
  421. buf->bpl, buf->risc.dma);
  422. cx88_set_scale(core, buf->vb.width, buf->vb.height, buf->vb.field);
  423. cx_write(MO_COLOR_CTRL, buf->fmt->cxformat | ColorFormatGamma);
  424. /* reset counter */
  425. cx_write(MO_VIDY_GPCNTRL,GP_COUNT_CONTROL_RESET);
  426. q->count = 1;
  427. /* enable irqs */
  428. cx_set(MO_PCI_INTMSK, core->pci_irqmask | PCI_INT_VIDINT);
  429. /* Enables corresponding bits at PCI_INT_STAT:
  430. bits 0 to 4: video, audio, transport stream, VIP, Host
  431. bit 7: timer
  432. bits 8 and 9: DMA complete for: SRC, DST
  433. bits 10 and 11: BERR signal asserted for RISC: RD, WR
  434. bits 12 to 15: BERR signal asserted for: BRDG, SRC, DST, IPB
  435. */
  436. cx_set(MO_VID_INTMSK, 0x0f0011);
  437. /* enable capture */
  438. cx_set(VID_CAPTURE_CONTROL,0x06);
  439. /* start dma */
  440. cx_set(MO_DEV_CNTRL2, (1<<5));
  441. cx_set(MO_VID_DMACNTRL, 0x11); /* Planar Y and packed FIFO and RISC enable */
  442. return 0;
  443. }
  444. #ifdef CONFIG_PM
  445. static int stop_video_dma(struct cx8800_dev *dev)
  446. {
  447. struct cx88_core *core = dev->core;
  448. /* stop dma */
  449. cx_clear(MO_VID_DMACNTRL, 0x11);
  450. /* disable capture */
  451. cx_clear(VID_CAPTURE_CONTROL,0x06);
  452. /* disable irqs */
  453. cx_clear(MO_PCI_INTMSK, PCI_INT_VIDINT);
  454. cx_clear(MO_VID_INTMSK, 0x0f0011);
  455. return 0;
  456. }
  457. #endif
  458. static int restart_video_queue(struct cx8800_dev *dev,
  459. struct cx88_dmaqueue *q)
  460. {
  461. struct cx88_core *core = dev->core;
  462. struct cx88_buffer *buf, *prev;
  463. if (!list_empty(&q->active)) {
  464. buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
  465. dprintk(2,"restart_queue [%p/%d]: restart dma\n",
  466. buf, buf->vb.i);
  467. start_video_dma(dev, q, buf);
  468. list_for_each_entry(buf, &q->active, vb.queue)
  469. buf->count = q->count++;
  470. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  471. return 0;
  472. }
  473. prev = NULL;
  474. for (;;) {
  475. if (list_empty(&q->queued))
  476. return 0;
  477. buf = list_entry(q->queued.next, struct cx88_buffer, vb.queue);
  478. if (NULL == prev) {
  479. list_move_tail(&buf->vb.queue, &q->active);
  480. start_video_dma(dev, q, buf);
  481. buf->vb.state = VIDEOBUF_ACTIVE;
  482. buf->count = q->count++;
  483. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  484. dprintk(2,"[%p/%d] restart_queue - first active\n",
  485. buf,buf->vb.i);
  486. } else if (prev->vb.width == buf->vb.width &&
  487. prev->vb.height == buf->vb.height &&
  488. prev->fmt == buf->fmt) {
  489. list_move_tail(&buf->vb.queue, &q->active);
  490. buf->vb.state = VIDEOBUF_ACTIVE;
  491. buf->count = q->count++;
  492. prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
  493. dprintk(2,"[%p/%d] restart_queue - move to active\n",
  494. buf,buf->vb.i);
  495. } else {
  496. return 0;
  497. }
  498. prev = buf;
  499. }
  500. }
  501. /* ------------------------------------------------------------------ */
  502. static int
  503. buffer_setup(struct videobuf_queue *q, unsigned int *count, unsigned int *size)
  504. {
  505. struct cx8800_fh *fh = q->priv_data;
  506. *size = fh->fmt->depth*fh->width*fh->height >> 3;
  507. if (0 == *count)
  508. *count = 32;
  509. if (*size * *count > vid_limit * 1024 * 1024)
  510. *count = (vid_limit * 1024 * 1024) / *size;
  511. return 0;
  512. }
  513. static int
  514. buffer_prepare(struct videobuf_queue *q, struct videobuf_buffer *vb,
  515. enum v4l2_field field)
  516. {
  517. struct cx8800_fh *fh = q->priv_data;
  518. struct cx8800_dev *dev = fh->dev;
  519. struct cx88_core *core = dev->core;
  520. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  521. struct videobuf_dmabuf *dma=videobuf_to_dma(&buf->vb);
  522. int rc, init_buffer = 0;
  523. BUG_ON(NULL == fh->fmt);
  524. if (fh->width < 48 || fh->width > norm_maxw(core->tvnorm) ||
  525. fh->height < 32 || fh->height > norm_maxh(core->tvnorm))
  526. return -EINVAL;
  527. buf->vb.size = (fh->width * fh->height * fh->fmt->depth) >> 3;
  528. if (0 != buf->vb.baddr && buf->vb.bsize < buf->vb.size)
  529. return -EINVAL;
  530. if (buf->fmt != fh->fmt ||
  531. buf->vb.width != fh->width ||
  532. buf->vb.height != fh->height ||
  533. buf->vb.field != field) {
  534. buf->fmt = fh->fmt;
  535. buf->vb.width = fh->width;
  536. buf->vb.height = fh->height;
  537. buf->vb.field = field;
  538. init_buffer = 1;
  539. }
  540. if (VIDEOBUF_NEEDS_INIT == buf->vb.state) {
  541. init_buffer = 1;
  542. if (0 != (rc = videobuf_iolock(q,&buf->vb,NULL)))
  543. goto fail;
  544. }
  545. if (init_buffer) {
  546. buf->bpl = buf->vb.width * buf->fmt->depth >> 3;
  547. switch (buf->vb.field) {
  548. case V4L2_FIELD_TOP:
  549. cx88_risc_buffer(dev->pci, &buf->risc,
  550. dma->sglist, 0, UNSET,
  551. buf->bpl, 0, buf->vb.height);
  552. break;
  553. case V4L2_FIELD_BOTTOM:
  554. cx88_risc_buffer(dev->pci, &buf->risc,
  555. dma->sglist, UNSET, 0,
  556. buf->bpl, 0, buf->vb.height);
  557. break;
  558. case V4L2_FIELD_INTERLACED:
  559. cx88_risc_buffer(dev->pci, &buf->risc,
  560. dma->sglist, 0, buf->bpl,
  561. buf->bpl, buf->bpl,
  562. buf->vb.height >> 1);
  563. break;
  564. case V4L2_FIELD_SEQ_TB:
  565. cx88_risc_buffer(dev->pci, &buf->risc,
  566. dma->sglist,
  567. 0, buf->bpl * (buf->vb.height >> 1),
  568. buf->bpl, 0,
  569. buf->vb.height >> 1);
  570. break;
  571. case V4L2_FIELD_SEQ_BT:
  572. cx88_risc_buffer(dev->pci, &buf->risc,
  573. dma->sglist,
  574. buf->bpl * (buf->vb.height >> 1), 0,
  575. buf->bpl, 0,
  576. buf->vb.height >> 1);
  577. break;
  578. default:
  579. BUG();
  580. }
  581. }
  582. dprintk(2,"[%p/%d] buffer_prepare - %dx%d %dbpp \"%s\" - dma=0x%08lx\n",
  583. buf, buf->vb.i,
  584. fh->width, fh->height, fh->fmt->depth, fh->fmt->name,
  585. (unsigned long)buf->risc.dma);
  586. buf->vb.state = VIDEOBUF_PREPARED;
  587. return 0;
  588. fail:
  589. cx88_free_buffer(q,buf);
  590. return rc;
  591. }
  592. static void
  593. buffer_queue(struct videobuf_queue *vq, struct videobuf_buffer *vb)
  594. {
  595. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  596. struct cx88_buffer *prev;
  597. struct cx8800_fh *fh = vq->priv_data;
  598. struct cx8800_dev *dev = fh->dev;
  599. struct cx88_core *core = dev->core;
  600. struct cx88_dmaqueue *q = &dev->vidq;
  601. /* add jump to stopper */
  602. buf->risc.jmp[0] = cpu_to_le32(RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC);
  603. buf->risc.jmp[1] = cpu_to_le32(q->stopper.dma);
  604. if (!list_empty(&q->queued)) {
  605. list_add_tail(&buf->vb.queue,&q->queued);
  606. buf->vb.state = VIDEOBUF_QUEUED;
  607. dprintk(2,"[%p/%d] buffer_queue - append to queued\n",
  608. buf, buf->vb.i);
  609. } else if (list_empty(&q->active)) {
  610. list_add_tail(&buf->vb.queue,&q->active);
  611. start_video_dma(dev, q, buf);
  612. buf->vb.state = VIDEOBUF_ACTIVE;
  613. buf->count = q->count++;
  614. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  615. dprintk(2,"[%p/%d] buffer_queue - first active\n",
  616. buf, buf->vb.i);
  617. } else {
  618. prev = list_entry(q->active.prev, struct cx88_buffer, vb.queue);
  619. if (prev->vb.width == buf->vb.width &&
  620. prev->vb.height == buf->vb.height &&
  621. prev->fmt == buf->fmt) {
  622. list_add_tail(&buf->vb.queue,&q->active);
  623. buf->vb.state = VIDEOBUF_ACTIVE;
  624. buf->count = q->count++;
  625. prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
  626. dprintk(2,"[%p/%d] buffer_queue - append to active\n",
  627. buf, buf->vb.i);
  628. } else {
  629. list_add_tail(&buf->vb.queue,&q->queued);
  630. buf->vb.state = VIDEOBUF_QUEUED;
  631. dprintk(2,"[%p/%d] buffer_queue - first queued\n",
  632. buf, buf->vb.i);
  633. }
  634. }
  635. }
  636. static void buffer_release(struct videobuf_queue *q, struct videobuf_buffer *vb)
  637. {
  638. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  639. cx88_free_buffer(q,buf);
  640. }
  641. static const struct videobuf_queue_ops cx8800_video_qops = {
  642. .buf_setup = buffer_setup,
  643. .buf_prepare = buffer_prepare,
  644. .buf_queue = buffer_queue,
  645. .buf_release = buffer_release,
  646. };
  647. /* ------------------------------------------------------------------ */
  648. /* ------------------------------------------------------------------ */
  649. static struct videobuf_queue* get_queue(struct cx8800_fh *fh)
  650. {
  651. switch (fh->type) {
  652. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  653. return &fh->vidq;
  654. case V4L2_BUF_TYPE_VBI_CAPTURE:
  655. return &fh->vbiq;
  656. default:
  657. BUG();
  658. return NULL;
  659. }
  660. }
  661. static int get_ressource(struct cx8800_fh *fh)
  662. {
  663. switch (fh->type) {
  664. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  665. return RESOURCE_VIDEO;
  666. case V4L2_BUF_TYPE_VBI_CAPTURE:
  667. return RESOURCE_VBI;
  668. default:
  669. BUG();
  670. return 0;
  671. }
  672. }
  673. static int video_open(struct file *file)
  674. {
  675. struct video_device *vdev = video_devdata(file);
  676. struct cx8800_dev *dev = video_drvdata(file);
  677. struct cx88_core *core = dev->core;
  678. struct cx8800_fh *fh;
  679. enum v4l2_buf_type type = 0;
  680. int radio = 0;
  681. switch (vdev->vfl_type) {
  682. case VFL_TYPE_GRABBER:
  683. type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  684. break;
  685. case VFL_TYPE_VBI:
  686. type = V4L2_BUF_TYPE_VBI_CAPTURE;
  687. break;
  688. case VFL_TYPE_RADIO:
  689. radio = 1;
  690. break;
  691. }
  692. dprintk(1, "open dev=%s radio=%d type=%s\n",
  693. video_device_node_name(vdev), radio, v4l2_type_names[type]);
  694. /* allocate + initialize per filehandle data */
  695. fh = kzalloc(sizeof(*fh),GFP_KERNEL);
  696. if (unlikely(!fh))
  697. return -ENOMEM;
  698. file->private_data = fh;
  699. fh->dev = dev;
  700. fh->radio = radio;
  701. fh->type = type;
  702. fh->width = 320;
  703. fh->height = 240;
  704. fh->fmt = format_by_fourcc(V4L2_PIX_FMT_BGR24);
  705. mutex_lock(&core->lock);
  706. videobuf_queue_sg_init(&fh->vidq, &cx8800_video_qops,
  707. &dev->pci->dev, &dev->slock,
  708. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  709. V4L2_FIELD_INTERLACED,
  710. sizeof(struct cx88_buffer),
  711. fh, NULL);
  712. videobuf_queue_sg_init(&fh->vbiq, &cx8800_vbi_qops,
  713. &dev->pci->dev, &dev->slock,
  714. V4L2_BUF_TYPE_VBI_CAPTURE,
  715. V4L2_FIELD_SEQ_TB,
  716. sizeof(struct cx88_buffer),
  717. fh, NULL);
  718. if (fh->radio) {
  719. dprintk(1,"video_open: setting radio device\n");
  720. cx_write(MO_GP3_IO, core->board.radio.gpio3);
  721. cx_write(MO_GP0_IO, core->board.radio.gpio0);
  722. cx_write(MO_GP1_IO, core->board.radio.gpio1);
  723. cx_write(MO_GP2_IO, core->board.radio.gpio2);
  724. if (core->board.radio.audioroute) {
  725. if(core->board.audio_chip &&
  726. core->board.audio_chip == V4L2_IDENT_WM8775) {
  727. call_all(core, audio, s_routing,
  728. core->board.radio.audioroute, 0, 0);
  729. }
  730. /* "I2S ADC mode" */
  731. core->tvaudio = WW_I2SADC;
  732. cx88_set_tvaudio(core);
  733. } else {
  734. /* FM Mode */
  735. core->tvaudio = WW_FM;
  736. cx88_set_tvaudio(core);
  737. cx88_set_stereo(core,V4L2_TUNER_MODE_STEREO,1);
  738. }
  739. call_all(core, tuner, s_radio);
  740. }
  741. atomic_inc(&core->users);
  742. mutex_unlock(&core->lock);
  743. return 0;
  744. }
  745. static ssize_t
  746. video_read(struct file *file, char __user *data, size_t count, loff_t *ppos)
  747. {
  748. struct cx8800_fh *fh = file->private_data;
  749. switch (fh->type) {
  750. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  751. if (res_locked(fh->dev,RESOURCE_VIDEO))
  752. return -EBUSY;
  753. return videobuf_read_one(&fh->vidq, data, count, ppos,
  754. file->f_flags & O_NONBLOCK);
  755. case V4L2_BUF_TYPE_VBI_CAPTURE:
  756. if (!res_get(fh->dev,fh,RESOURCE_VBI))
  757. return -EBUSY;
  758. return videobuf_read_stream(&fh->vbiq, data, count, ppos, 1,
  759. file->f_flags & O_NONBLOCK);
  760. default:
  761. BUG();
  762. return 0;
  763. }
  764. }
  765. static unsigned int
  766. video_poll(struct file *file, struct poll_table_struct *wait)
  767. {
  768. struct cx8800_fh *fh = file->private_data;
  769. struct cx88_buffer *buf;
  770. unsigned int rc = POLLERR;
  771. if (V4L2_BUF_TYPE_VBI_CAPTURE == fh->type) {
  772. if (!res_get(fh->dev,fh,RESOURCE_VBI))
  773. return POLLERR;
  774. return videobuf_poll_stream(file, &fh->vbiq, wait);
  775. }
  776. mutex_lock(&fh->vidq.vb_lock);
  777. if (res_check(fh,RESOURCE_VIDEO)) {
  778. /* streaming capture */
  779. if (list_empty(&fh->vidq.stream))
  780. goto done;
  781. buf = list_entry(fh->vidq.stream.next,struct cx88_buffer,vb.stream);
  782. } else {
  783. /* read() capture */
  784. buf = (struct cx88_buffer*)fh->vidq.read_buf;
  785. if (NULL == buf)
  786. goto done;
  787. }
  788. poll_wait(file, &buf->vb.done, wait);
  789. if (buf->vb.state == VIDEOBUF_DONE ||
  790. buf->vb.state == VIDEOBUF_ERROR)
  791. rc = POLLIN|POLLRDNORM;
  792. else
  793. rc = 0;
  794. done:
  795. mutex_unlock(&fh->vidq.vb_lock);
  796. return rc;
  797. }
  798. static int video_release(struct file *file)
  799. {
  800. struct cx8800_fh *fh = file->private_data;
  801. struct cx8800_dev *dev = fh->dev;
  802. /* turn off overlay */
  803. if (res_check(fh, RESOURCE_OVERLAY)) {
  804. /* FIXME */
  805. res_free(dev,fh,RESOURCE_OVERLAY);
  806. }
  807. /* stop video capture */
  808. if (res_check(fh, RESOURCE_VIDEO)) {
  809. videobuf_queue_cancel(&fh->vidq);
  810. res_free(dev,fh,RESOURCE_VIDEO);
  811. }
  812. if (fh->vidq.read_buf) {
  813. buffer_release(&fh->vidq,fh->vidq.read_buf);
  814. kfree(fh->vidq.read_buf);
  815. }
  816. /* stop vbi capture */
  817. if (res_check(fh, RESOURCE_VBI)) {
  818. videobuf_stop(&fh->vbiq);
  819. res_free(dev,fh,RESOURCE_VBI);
  820. }
  821. videobuf_mmap_free(&fh->vidq);
  822. videobuf_mmap_free(&fh->vbiq);
  823. mutex_lock(&dev->core->lock);
  824. file->private_data = NULL;
  825. kfree(fh);
  826. if(atomic_dec_and_test(&dev->core->users))
  827. call_all(dev->core, core, s_power, 0);
  828. mutex_unlock(&dev->core->lock);
  829. return 0;
  830. }
  831. static int
  832. video_mmap(struct file *file, struct vm_area_struct * vma)
  833. {
  834. struct cx8800_fh *fh = file->private_data;
  835. return videobuf_mmap_mapper(get_queue(fh), vma);
  836. }
  837. /* ------------------------------------------------------------------ */
  838. /* VIDEO CTRL IOCTLS */
  839. int cx88_get_control (struct cx88_core *core, struct v4l2_control *ctl)
  840. {
  841. const struct cx88_ctrl *c = NULL;
  842. u32 value;
  843. int i;
  844. for (i = 0; i < CX8800_CTLS; i++)
  845. if (cx8800_ctls[i].v.id == ctl->id)
  846. c = &cx8800_ctls[i];
  847. if (unlikely(NULL == c))
  848. return -EINVAL;
  849. value = c->sreg ? cx_sread(c->sreg) : cx_read(c->reg);
  850. switch (ctl->id) {
  851. case V4L2_CID_AUDIO_BALANCE:
  852. ctl->value = ((value & 0x7f) < 0x40) ? ((value & 0x7f) + 0x40)
  853. : (0x7f - (value & 0x7f));
  854. break;
  855. case V4L2_CID_AUDIO_VOLUME:
  856. ctl->value = 0x3f - (value & 0x3f);
  857. break;
  858. default:
  859. ctl->value = ((value + (c->off << c->shift)) & c->mask) >> c->shift;
  860. break;
  861. }
  862. dprintk(1,"get_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
  863. ctl->id, c->v.name, ctl->value, c->reg,
  864. value,c->mask, c->sreg ? " [shadowed]" : "");
  865. return 0;
  866. }
  867. EXPORT_SYMBOL(cx88_get_control);
  868. int cx88_set_control(struct cx88_core *core, struct v4l2_control *ctl)
  869. {
  870. const struct cx88_ctrl *c = NULL;
  871. u32 value,mask;
  872. int i;
  873. struct v4l2_control client_ctl;
  874. for (i = 0; i < CX8800_CTLS; i++) {
  875. if (cx8800_ctls[i].v.id == ctl->id) {
  876. c = &cx8800_ctls[i];
  877. }
  878. }
  879. if (unlikely(NULL == c))
  880. return -EINVAL;
  881. if (ctl->value < c->v.minimum)
  882. ctl->value = c->v.minimum;
  883. if (ctl->value > c->v.maximum)
  884. ctl->value = c->v.maximum;
  885. /* Pass changes onto any WM8775 */
  886. client_ctl.id = ctl->id;
  887. switch (ctl->id) {
  888. case V4L2_CID_AUDIO_MUTE:
  889. client_ctl.value = ctl->value;
  890. break;
  891. case V4L2_CID_AUDIO_VOLUME:
  892. client_ctl.value = (ctl->value) ?
  893. (0x90 + ctl->value) << 8 : 0;
  894. break;
  895. case V4L2_CID_AUDIO_BALANCE:
  896. client_ctl.value = ctl->value << 9;
  897. break;
  898. default:
  899. client_ctl.id = 0;
  900. break;
  901. }
  902. if (client_ctl.id)
  903. call_hw(core, WM8775_GID, core, s_ctrl, &client_ctl);
  904. mask=c->mask;
  905. switch (ctl->id) {
  906. case V4L2_CID_AUDIO_BALANCE:
  907. value = (ctl->value < 0x40) ? (0x7f - ctl->value) : (ctl->value - 0x40);
  908. break;
  909. case V4L2_CID_AUDIO_VOLUME:
  910. value = 0x3f - (ctl->value & 0x3f);
  911. break;
  912. case V4L2_CID_SATURATION:
  913. /* special v_sat handling */
  914. value = ((ctl->value - c->off) << c->shift) & c->mask;
  915. if (core->tvnorm & V4L2_STD_SECAM) {
  916. /* For SECAM, both U and V sat should be equal */
  917. value=value<<8|value;
  918. } else {
  919. /* Keeps U Saturation proportional to V Sat */
  920. value=(value*0x5a)/0x7f<<8|value;
  921. }
  922. mask=0xffff;
  923. break;
  924. case V4L2_CID_CHROMA_AGC:
  925. /* Do not allow chroma AGC to be enabled for SECAM */
  926. value = ((ctl->value - c->off) << c->shift) & c->mask;
  927. if (core->tvnorm & V4L2_STD_SECAM && value)
  928. return -EINVAL;
  929. break;
  930. default:
  931. value = ((ctl->value - c->off) << c->shift) & c->mask;
  932. break;
  933. }
  934. dprintk(1,"set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
  935. ctl->id, c->v.name, ctl->value, c->reg, value,
  936. mask, c->sreg ? " [shadowed]" : "");
  937. if (c->sreg) {
  938. cx_sandor(c->sreg, c->reg, mask, value);
  939. } else {
  940. cx_andor(c->reg, mask, value);
  941. }
  942. return 0;
  943. }
  944. EXPORT_SYMBOL(cx88_set_control);
  945. static void init_controls(struct cx88_core *core)
  946. {
  947. struct v4l2_control ctrl;
  948. int i;
  949. for (i = 0; i < CX8800_CTLS; i++) {
  950. ctrl.id=cx8800_ctls[i].v.id;
  951. ctrl.value=cx8800_ctls[i].v.default_value;
  952. cx88_set_control(core, &ctrl);
  953. }
  954. }
  955. /* ------------------------------------------------------------------ */
  956. /* VIDEO IOCTLS */
  957. static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
  958. struct v4l2_format *f)
  959. {
  960. struct cx8800_fh *fh = priv;
  961. f->fmt.pix.width = fh->width;
  962. f->fmt.pix.height = fh->height;
  963. f->fmt.pix.field = fh->vidq.field;
  964. f->fmt.pix.pixelformat = fh->fmt->fourcc;
  965. f->fmt.pix.bytesperline =
  966. (f->fmt.pix.width * fh->fmt->depth) >> 3;
  967. f->fmt.pix.sizeimage =
  968. f->fmt.pix.height * f->fmt.pix.bytesperline;
  969. return 0;
  970. }
  971. static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
  972. struct v4l2_format *f)
  973. {
  974. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  975. const struct cx8800_fmt *fmt;
  976. enum v4l2_field field;
  977. unsigned int maxw, maxh;
  978. fmt = format_by_fourcc(f->fmt.pix.pixelformat);
  979. if (NULL == fmt)
  980. return -EINVAL;
  981. field = f->fmt.pix.field;
  982. maxw = norm_maxw(core->tvnorm);
  983. maxh = norm_maxh(core->tvnorm);
  984. if (V4L2_FIELD_ANY == field) {
  985. field = (f->fmt.pix.height > maxh/2)
  986. ? V4L2_FIELD_INTERLACED
  987. : V4L2_FIELD_BOTTOM;
  988. }
  989. switch (field) {
  990. case V4L2_FIELD_TOP:
  991. case V4L2_FIELD_BOTTOM:
  992. maxh = maxh / 2;
  993. break;
  994. case V4L2_FIELD_INTERLACED:
  995. break;
  996. default:
  997. return -EINVAL;
  998. }
  999. f->fmt.pix.field = field;
  1000. v4l_bound_align_image(&f->fmt.pix.width, 48, maxw, 2,
  1001. &f->fmt.pix.height, 32, maxh, 0, 0);
  1002. f->fmt.pix.bytesperline =
  1003. (f->fmt.pix.width * fmt->depth) >> 3;
  1004. f->fmt.pix.sizeimage =
  1005. f->fmt.pix.height * f->fmt.pix.bytesperline;
  1006. return 0;
  1007. }
  1008. static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
  1009. struct v4l2_format *f)
  1010. {
  1011. struct cx8800_fh *fh = priv;
  1012. int err = vidioc_try_fmt_vid_cap (file,priv,f);
  1013. if (0 != err)
  1014. return err;
  1015. fh->fmt = format_by_fourcc(f->fmt.pix.pixelformat);
  1016. fh->width = f->fmt.pix.width;
  1017. fh->height = f->fmt.pix.height;
  1018. fh->vidq.field = f->fmt.pix.field;
  1019. return 0;
  1020. }
  1021. static int vidioc_querycap (struct file *file, void *priv,
  1022. struct v4l2_capability *cap)
  1023. {
  1024. struct cx8800_dev *dev = ((struct cx8800_fh *)priv)->dev;
  1025. struct cx88_core *core = dev->core;
  1026. strcpy(cap->driver, "cx8800");
  1027. strlcpy(cap->card, core->board.name, sizeof(cap->card));
  1028. sprintf(cap->bus_info,"PCI:%s",pci_name(dev->pci));
  1029. cap->version = CX88_VERSION_CODE;
  1030. cap->capabilities =
  1031. V4L2_CAP_VIDEO_CAPTURE |
  1032. V4L2_CAP_READWRITE |
  1033. V4L2_CAP_STREAMING |
  1034. V4L2_CAP_VBI_CAPTURE;
  1035. if (UNSET != core->board.tuner_type)
  1036. cap->capabilities |= V4L2_CAP_TUNER;
  1037. return 0;
  1038. }
  1039. static int vidioc_enum_fmt_vid_cap (struct file *file, void *priv,
  1040. struct v4l2_fmtdesc *f)
  1041. {
  1042. if (unlikely(f->index >= ARRAY_SIZE(formats)))
  1043. return -EINVAL;
  1044. strlcpy(f->description,formats[f->index].name,sizeof(f->description));
  1045. f->pixelformat = formats[f->index].fourcc;
  1046. return 0;
  1047. }
  1048. static int vidioc_reqbufs (struct file *file, void *priv, struct v4l2_requestbuffers *p)
  1049. {
  1050. struct cx8800_fh *fh = priv;
  1051. return (videobuf_reqbufs(get_queue(fh), p));
  1052. }
  1053. static int vidioc_querybuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1054. {
  1055. struct cx8800_fh *fh = priv;
  1056. return (videobuf_querybuf(get_queue(fh), p));
  1057. }
  1058. static int vidioc_qbuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1059. {
  1060. struct cx8800_fh *fh = priv;
  1061. return (videobuf_qbuf(get_queue(fh), p));
  1062. }
  1063. static int vidioc_dqbuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1064. {
  1065. struct cx8800_fh *fh = priv;
  1066. return (videobuf_dqbuf(get_queue(fh), p,
  1067. file->f_flags & O_NONBLOCK));
  1068. }
  1069. static int vidioc_streamon(struct file *file, void *priv, enum v4l2_buf_type i)
  1070. {
  1071. struct cx8800_fh *fh = priv;
  1072. struct cx8800_dev *dev = fh->dev;
  1073. /* We should remember that this driver also supports teletext, */
  1074. /* so we have to test if the v4l2_buf_type is VBI capture data. */
  1075. if (unlikely((fh->type != V4L2_BUF_TYPE_VIDEO_CAPTURE) &&
  1076. (fh->type != V4L2_BUF_TYPE_VBI_CAPTURE)))
  1077. return -EINVAL;
  1078. if (unlikely(i != fh->type))
  1079. return -EINVAL;
  1080. if (unlikely(!res_get(dev,fh,get_ressource(fh))))
  1081. return -EBUSY;
  1082. return videobuf_streamon(get_queue(fh));
  1083. }
  1084. static int vidioc_streamoff(struct file *file, void *priv, enum v4l2_buf_type i)
  1085. {
  1086. struct cx8800_fh *fh = priv;
  1087. struct cx8800_dev *dev = fh->dev;
  1088. int err, res;
  1089. if ((fh->type != V4L2_BUF_TYPE_VIDEO_CAPTURE) &&
  1090. (fh->type != V4L2_BUF_TYPE_VBI_CAPTURE))
  1091. return -EINVAL;
  1092. if (i != fh->type)
  1093. return -EINVAL;
  1094. res = get_ressource(fh);
  1095. err = videobuf_streamoff(get_queue(fh));
  1096. if (err < 0)
  1097. return err;
  1098. res_free(dev,fh,res);
  1099. return 0;
  1100. }
  1101. static int vidioc_s_std (struct file *file, void *priv, v4l2_std_id *tvnorms)
  1102. {
  1103. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1104. mutex_lock(&core->lock);
  1105. cx88_set_tvnorm(core,*tvnorms);
  1106. mutex_unlock(&core->lock);
  1107. return 0;
  1108. }
  1109. /* only one input in this sample driver */
  1110. int cx88_enum_input (struct cx88_core *core,struct v4l2_input *i)
  1111. {
  1112. static const char * const iname[] = {
  1113. [ CX88_VMUX_COMPOSITE1 ] = "Composite1",
  1114. [ CX88_VMUX_COMPOSITE2 ] = "Composite2",
  1115. [ CX88_VMUX_COMPOSITE3 ] = "Composite3",
  1116. [ CX88_VMUX_COMPOSITE4 ] = "Composite4",
  1117. [ CX88_VMUX_SVIDEO ] = "S-Video",
  1118. [ CX88_VMUX_TELEVISION ] = "Television",
  1119. [ CX88_VMUX_CABLE ] = "Cable TV",
  1120. [ CX88_VMUX_DVB ] = "DVB",
  1121. [ CX88_VMUX_DEBUG ] = "for debug only",
  1122. };
  1123. unsigned int n = i->index;
  1124. if (n >= 4)
  1125. return -EINVAL;
  1126. if (0 == INPUT(n).type)
  1127. return -EINVAL;
  1128. i->type = V4L2_INPUT_TYPE_CAMERA;
  1129. strcpy(i->name,iname[INPUT(n).type]);
  1130. if ((CX88_VMUX_TELEVISION == INPUT(n).type) ||
  1131. (CX88_VMUX_CABLE == INPUT(n).type)) {
  1132. i->type = V4L2_INPUT_TYPE_TUNER;
  1133. i->std = CX88_NORMS;
  1134. }
  1135. return 0;
  1136. }
  1137. EXPORT_SYMBOL(cx88_enum_input);
  1138. static int vidioc_enum_input (struct file *file, void *priv,
  1139. struct v4l2_input *i)
  1140. {
  1141. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1142. return cx88_enum_input (core,i);
  1143. }
  1144. static int vidioc_g_input (struct file *file, void *priv, unsigned int *i)
  1145. {
  1146. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1147. *i = core->input;
  1148. return 0;
  1149. }
  1150. static int vidioc_s_input (struct file *file, void *priv, unsigned int i)
  1151. {
  1152. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1153. if (i >= 4)
  1154. return -EINVAL;
  1155. mutex_lock(&core->lock);
  1156. cx88_newstation(core);
  1157. cx88_video_mux(core,i);
  1158. mutex_unlock(&core->lock);
  1159. return 0;
  1160. }
  1161. static int vidioc_queryctrl (struct file *file, void *priv,
  1162. struct v4l2_queryctrl *qctrl)
  1163. {
  1164. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1165. qctrl->id = v4l2_ctrl_next(ctrl_classes, qctrl->id);
  1166. if (unlikely(qctrl->id == 0))
  1167. return -EINVAL;
  1168. return cx8800_ctrl_query(core, qctrl);
  1169. }
  1170. static int vidioc_g_ctrl (struct file *file, void *priv,
  1171. struct v4l2_control *ctl)
  1172. {
  1173. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1174. return
  1175. cx88_get_control(core,ctl);
  1176. }
  1177. static int vidioc_s_ctrl (struct file *file, void *priv,
  1178. struct v4l2_control *ctl)
  1179. {
  1180. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1181. return
  1182. cx88_set_control(core,ctl);
  1183. }
  1184. static int vidioc_g_tuner (struct file *file, void *priv,
  1185. struct v4l2_tuner *t)
  1186. {
  1187. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1188. u32 reg;
  1189. if (unlikely(UNSET == core->board.tuner_type))
  1190. return -EINVAL;
  1191. if (0 != t->index)
  1192. return -EINVAL;
  1193. strcpy(t->name, "Television");
  1194. t->type = V4L2_TUNER_ANALOG_TV;
  1195. t->capability = V4L2_TUNER_CAP_NORM;
  1196. t->rangehigh = 0xffffffffUL;
  1197. cx88_get_stereo(core ,t);
  1198. reg = cx_read(MO_DEVICE_STATUS);
  1199. t->signal = (reg & (1<<5)) ? 0xffff : 0x0000;
  1200. return 0;
  1201. }
  1202. static int vidioc_s_tuner (struct file *file, void *priv,
  1203. struct v4l2_tuner *t)
  1204. {
  1205. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1206. if (UNSET == core->board.tuner_type)
  1207. return -EINVAL;
  1208. if (0 != t->index)
  1209. return -EINVAL;
  1210. cx88_set_stereo(core, t->audmode, 1);
  1211. return 0;
  1212. }
  1213. static int vidioc_g_frequency (struct file *file, void *priv,
  1214. struct v4l2_frequency *f)
  1215. {
  1216. struct cx8800_fh *fh = priv;
  1217. struct cx88_core *core = fh->dev->core;
  1218. if (unlikely(UNSET == core->board.tuner_type))
  1219. return -EINVAL;
  1220. /* f->type = fh->radio ? V4L2_TUNER_RADIO : V4L2_TUNER_ANALOG_TV; */
  1221. f->type = fh->radio ? V4L2_TUNER_RADIO : V4L2_TUNER_ANALOG_TV;
  1222. f->frequency = core->freq;
  1223. call_all(core, tuner, g_frequency, f);
  1224. return 0;
  1225. }
  1226. int cx88_set_freq (struct cx88_core *core,
  1227. struct v4l2_frequency *f)
  1228. {
  1229. if (unlikely(UNSET == core->board.tuner_type))
  1230. return -EINVAL;
  1231. if (unlikely(f->tuner != 0))
  1232. return -EINVAL;
  1233. mutex_lock(&core->lock);
  1234. core->freq = f->frequency;
  1235. cx88_newstation(core);
  1236. call_all(core, tuner, s_frequency, f);
  1237. /* When changing channels it is required to reset TVAUDIO */
  1238. msleep (10);
  1239. cx88_set_tvaudio(core);
  1240. mutex_unlock(&core->lock);
  1241. return 0;
  1242. }
  1243. EXPORT_SYMBOL(cx88_set_freq);
  1244. static int vidioc_s_frequency (struct file *file, void *priv,
  1245. struct v4l2_frequency *f)
  1246. {
  1247. struct cx8800_fh *fh = priv;
  1248. struct cx88_core *core = fh->dev->core;
  1249. if (unlikely(0 == fh->radio && f->type != V4L2_TUNER_ANALOG_TV))
  1250. return -EINVAL;
  1251. if (unlikely(1 == fh->radio && f->type != V4L2_TUNER_RADIO))
  1252. return -EINVAL;
  1253. return
  1254. cx88_set_freq (core,f);
  1255. }
  1256. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1257. static int vidioc_g_register (struct file *file, void *fh,
  1258. struct v4l2_dbg_register *reg)
  1259. {
  1260. struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
  1261. if (!v4l2_chip_match_host(&reg->match))
  1262. return -EINVAL;
  1263. /* cx2388x has a 24-bit register space */
  1264. reg->val = cx_read(reg->reg & 0xffffff);
  1265. reg->size = 4;
  1266. return 0;
  1267. }
  1268. static int vidioc_s_register (struct file *file, void *fh,
  1269. struct v4l2_dbg_register *reg)
  1270. {
  1271. struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
  1272. if (!v4l2_chip_match_host(&reg->match))
  1273. return -EINVAL;
  1274. cx_write(reg->reg & 0xffffff, reg->val);
  1275. return 0;
  1276. }
  1277. #endif
  1278. /* ----------------------------------------------------------- */
  1279. /* RADIO ESPECIFIC IOCTLS */
  1280. /* ----------------------------------------------------------- */
  1281. static int radio_querycap (struct file *file, void *priv,
  1282. struct v4l2_capability *cap)
  1283. {
  1284. struct cx8800_dev *dev = ((struct cx8800_fh *)priv)->dev;
  1285. struct cx88_core *core = dev->core;
  1286. strcpy(cap->driver, "cx8800");
  1287. strlcpy(cap->card, core->board.name, sizeof(cap->card));
  1288. sprintf(cap->bus_info,"PCI:%s", pci_name(dev->pci));
  1289. cap->version = CX88_VERSION_CODE;
  1290. cap->capabilities = V4L2_CAP_TUNER;
  1291. return 0;
  1292. }
  1293. static int radio_g_tuner (struct file *file, void *priv,
  1294. struct v4l2_tuner *t)
  1295. {
  1296. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1297. if (unlikely(t->index > 0))
  1298. return -EINVAL;
  1299. strcpy(t->name, "Radio");
  1300. t->type = V4L2_TUNER_RADIO;
  1301. call_all(core, tuner, g_tuner, t);
  1302. return 0;
  1303. }
  1304. static int radio_enum_input (struct file *file, void *priv,
  1305. struct v4l2_input *i)
  1306. {
  1307. if (i->index != 0)
  1308. return -EINVAL;
  1309. strcpy(i->name,"Radio");
  1310. i->type = V4L2_INPUT_TYPE_TUNER;
  1311. return 0;
  1312. }
  1313. static int radio_g_audio (struct file *file, void *priv, struct v4l2_audio *a)
  1314. {
  1315. if (unlikely(a->index))
  1316. return -EINVAL;
  1317. strcpy(a->name,"Radio");
  1318. return 0;
  1319. }
  1320. /* FIXME: Should add a standard for radio */
  1321. static int radio_s_tuner (struct file *file, void *priv,
  1322. struct v4l2_tuner *t)
  1323. {
  1324. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1325. if (0 != t->index)
  1326. return -EINVAL;
  1327. call_all(core, tuner, s_tuner, t);
  1328. return 0;
  1329. }
  1330. static int radio_s_audio (struct file *file, void *fh,
  1331. struct v4l2_audio *a)
  1332. {
  1333. return 0;
  1334. }
  1335. static int radio_s_input (struct file *file, void *fh, unsigned int i)
  1336. {
  1337. return 0;
  1338. }
  1339. static int radio_queryctrl (struct file *file, void *priv,
  1340. struct v4l2_queryctrl *c)
  1341. {
  1342. int i;
  1343. if (c->id < V4L2_CID_BASE ||
  1344. c->id >= V4L2_CID_LASTP1)
  1345. return -EINVAL;
  1346. if (c->id == V4L2_CID_AUDIO_MUTE ||
  1347. c->id == V4L2_CID_AUDIO_VOLUME ||
  1348. c->id == V4L2_CID_AUDIO_BALANCE) {
  1349. for (i = 0; i < CX8800_CTLS; i++) {
  1350. if (cx8800_ctls[i].v.id == c->id)
  1351. break;
  1352. }
  1353. if (i == CX8800_CTLS)
  1354. return -EINVAL;
  1355. *c = cx8800_ctls[i].v;
  1356. } else
  1357. *c = no_ctl;
  1358. return 0;
  1359. }
  1360. /* ----------------------------------------------------------- */
  1361. static void cx8800_vid_timeout(unsigned long data)
  1362. {
  1363. struct cx8800_dev *dev = (struct cx8800_dev*)data;
  1364. struct cx88_core *core = dev->core;
  1365. struct cx88_dmaqueue *q = &dev->vidq;
  1366. struct cx88_buffer *buf;
  1367. unsigned long flags;
  1368. cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
  1369. cx_clear(MO_VID_DMACNTRL, 0x11);
  1370. cx_clear(VID_CAPTURE_CONTROL, 0x06);
  1371. spin_lock_irqsave(&dev->slock,flags);
  1372. while (!list_empty(&q->active)) {
  1373. buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
  1374. list_del(&buf->vb.queue);
  1375. buf->vb.state = VIDEOBUF_ERROR;
  1376. wake_up(&buf->vb.done);
  1377. printk("%s/0: [%p/%d] timeout - dma=0x%08lx\n", core->name,
  1378. buf, buf->vb.i, (unsigned long)buf->risc.dma);
  1379. }
  1380. restart_video_queue(dev,q);
  1381. spin_unlock_irqrestore(&dev->slock,flags);
  1382. }
  1383. static const char *cx88_vid_irqs[32] = {
  1384. "y_risci1", "u_risci1", "v_risci1", "vbi_risc1",
  1385. "y_risci2", "u_risci2", "v_risci2", "vbi_risc2",
  1386. "y_oflow", "u_oflow", "v_oflow", "vbi_oflow",
  1387. "y_sync", "u_sync", "v_sync", "vbi_sync",
  1388. "opc_err", "par_err", "rip_err", "pci_abort",
  1389. };
  1390. static void cx8800_vid_irq(struct cx8800_dev *dev)
  1391. {
  1392. struct cx88_core *core = dev->core;
  1393. u32 status, mask, count;
  1394. status = cx_read(MO_VID_INTSTAT);
  1395. mask = cx_read(MO_VID_INTMSK);
  1396. if (0 == (status & mask))
  1397. return;
  1398. cx_write(MO_VID_INTSTAT, status);
  1399. if (irq_debug || (status & mask & ~0xff))
  1400. cx88_print_irqbits(core->name, "irq vid",
  1401. cx88_vid_irqs, ARRAY_SIZE(cx88_vid_irqs),
  1402. status, mask);
  1403. /* risc op code error */
  1404. if (status & (1 << 16)) {
  1405. printk(KERN_WARNING "%s/0: video risc op code error\n",core->name);
  1406. cx_clear(MO_VID_DMACNTRL, 0x11);
  1407. cx_clear(VID_CAPTURE_CONTROL, 0x06);
  1408. cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
  1409. }
  1410. /* risc1 y */
  1411. if (status & 0x01) {
  1412. spin_lock(&dev->slock);
  1413. count = cx_read(MO_VIDY_GPCNT);
  1414. cx88_wakeup(core, &dev->vidq, count);
  1415. spin_unlock(&dev->slock);
  1416. }
  1417. /* risc1 vbi */
  1418. if (status & 0x08) {
  1419. spin_lock(&dev->slock);
  1420. count = cx_read(MO_VBI_GPCNT);
  1421. cx88_wakeup(core, &dev->vbiq, count);
  1422. spin_unlock(&dev->slock);
  1423. }
  1424. /* risc2 y */
  1425. if (status & 0x10) {
  1426. dprintk(2,"stopper video\n");
  1427. spin_lock(&dev->slock);
  1428. restart_video_queue(dev,&dev->vidq);
  1429. spin_unlock(&dev->slock);
  1430. }
  1431. /* risc2 vbi */
  1432. if (status & 0x80) {
  1433. dprintk(2,"stopper vbi\n");
  1434. spin_lock(&dev->slock);
  1435. cx8800_restart_vbi_queue(dev,&dev->vbiq);
  1436. spin_unlock(&dev->slock);
  1437. }
  1438. }
  1439. static irqreturn_t cx8800_irq(int irq, void *dev_id)
  1440. {
  1441. struct cx8800_dev *dev = dev_id;
  1442. struct cx88_core *core = dev->core;
  1443. u32 status;
  1444. int loop, handled = 0;
  1445. for (loop = 0; loop < 10; loop++) {
  1446. status = cx_read(MO_PCI_INTSTAT) &
  1447. (core->pci_irqmask | PCI_INT_VIDINT);
  1448. if (0 == status)
  1449. goto out;
  1450. cx_write(MO_PCI_INTSTAT, status);
  1451. handled = 1;
  1452. if (status & core->pci_irqmask)
  1453. cx88_core_irq(core,status);
  1454. if (status & PCI_INT_VIDINT)
  1455. cx8800_vid_irq(dev);
  1456. };
  1457. if (10 == loop) {
  1458. printk(KERN_WARNING "%s/0: irq loop -- clearing mask\n",
  1459. core->name);
  1460. cx_write(MO_PCI_INTMSK,0);
  1461. }
  1462. out:
  1463. return IRQ_RETVAL(handled);
  1464. }
  1465. /* ----------------------------------------------------------- */
  1466. /* exported stuff */
  1467. static const struct v4l2_file_operations video_fops =
  1468. {
  1469. .owner = THIS_MODULE,
  1470. .open = video_open,
  1471. .release = video_release,
  1472. .read = video_read,
  1473. .poll = video_poll,
  1474. .mmap = video_mmap,
  1475. .ioctl = video_ioctl2,
  1476. };
  1477. static const struct v4l2_ioctl_ops video_ioctl_ops = {
  1478. .vidioc_querycap = vidioc_querycap,
  1479. .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
  1480. .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
  1481. .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
  1482. .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
  1483. .vidioc_g_fmt_vbi_cap = cx8800_vbi_fmt,
  1484. .vidioc_try_fmt_vbi_cap = cx8800_vbi_fmt,
  1485. .vidioc_s_fmt_vbi_cap = cx8800_vbi_fmt,
  1486. .vidioc_reqbufs = vidioc_reqbufs,
  1487. .vidioc_querybuf = vidioc_querybuf,
  1488. .vidioc_qbuf = vidioc_qbuf,
  1489. .vidioc_dqbuf = vidioc_dqbuf,
  1490. .vidioc_s_std = vidioc_s_std,
  1491. .vidioc_enum_input = vidioc_enum_input,
  1492. .vidioc_g_input = vidioc_g_input,
  1493. .vidioc_s_input = vidioc_s_input,
  1494. .vidioc_queryctrl = vidioc_queryctrl,
  1495. .vidioc_g_ctrl = vidioc_g_ctrl,
  1496. .vidioc_s_ctrl = vidioc_s_ctrl,
  1497. .vidioc_streamon = vidioc_streamon,
  1498. .vidioc_streamoff = vidioc_streamoff,
  1499. .vidioc_g_tuner = vidioc_g_tuner,
  1500. .vidioc_s_tuner = vidioc_s_tuner,
  1501. .vidioc_g_frequency = vidioc_g_frequency,
  1502. .vidioc_s_frequency = vidioc_s_frequency,
  1503. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1504. .vidioc_g_register = vidioc_g_register,
  1505. .vidioc_s_register = vidioc_s_register,
  1506. #endif
  1507. };
  1508. static struct video_device cx8800_vbi_template;
  1509. static const struct video_device cx8800_video_template = {
  1510. .name = "cx8800-video",
  1511. .fops = &video_fops,
  1512. .ioctl_ops = &video_ioctl_ops,
  1513. .tvnorms = CX88_NORMS,
  1514. .current_norm = V4L2_STD_NTSC_M,
  1515. };
  1516. static const struct v4l2_file_operations radio_fops =
  1517. {
  1518. .owner = THIS_MODULE,
  1519. .open = video_open,
  1520. .release = video_release,
  1521. .ioctl = video_ioctl2,
  1522. };
  1523. static const struct v4l2_ioctl_ops radio_ioctl_ops = {
  1524. .vidioc_querycap = radio_querycap,
  1525. .vidioc_g_tuner = radio_g_tuner,
  1526. .vidioc_enum_input = radio_enum_input,
  1527. .vidioc_g_audio = radio_g_audio,
  1528. .vidioc_s_tuner = radio_s_tuner,
  1529. .vidioc_s_audio = radio_s_audio,
  1530. .vidioc_s_input = radio_s_input,
  1531. .vidioc_queryctrl = radio_queryctrl,
  1532. .vidioc_g_ctrl = vidioc_g_ctrl,
  1533. .vidioc_s_ctrl = vidioc_s_ctrl,
  1534. .vidioc_g_frequency = vidioc_g_frequency,
  1535. .vidioc_s_frequency = vidioc_s_frequency,
  1536. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1537. .vidioc_g_register = vidioc_g_register,
  1538. .vidioc_s_register = vidioc_s_register,
  1539. #endif
  1540. };
  1541. static const struct video_device cx8800_radio_template = {
  1542. .name = "cx8800-radio",
  1543. .fops = &radio_fops,
  1544. .ioctl_ops = &radio_ioctl_ops,
  1545. };
  1546. /* ----------------------------------------------------------- */
  1547. static void cx8800_unregister_video(struct cx8800_dev *dev)
  1548. {
  1549. if (dev->radio_dev) {
  1550. if (video_is_registered(dev->radio_dev))
  1551. video_unregister_device(dev->radio_dev);
  1552. else
  1553. video_device_release(dev->radio_dev);
  1554. dev->radio_dev = NULL;
  1555. }
  1556. if (dev->vbi_dev) {
  1557. if (video_is_registered(dev->vbi_dev))
  1558. video_unregister_device(dev->vbi_dev);
  1559. else
  1560. video_device_release(dev->vbi_dev);
  1561. dev->vbi_dev = NULL;
  1562. }
  1563. if (dev->video_dev) {
  1564. if (video_is_registered(dev->video_dev))
  1565. video_unregister_device(dev->video_dev);
  1566. else
  1567. video_device_release(dev->video_dev);
  1568. dev->video_dev = NULL;
  1569. }
  1570. }
  1571. static int __devinit cx8800_initdev(struct pci_dev *pci_dev,
  1572. const struct pci_device_id *pci_id)
  1573. {
  1574. struct cx8800_dev *dev;
  1575. struct cx88_core *core;
  1576. int err;
  1577. dev = kzalloc(sizeof(*dev),GFP_KERNEL);
  1578. if (NULL == dev)
  1579. return -ENOMEM;
  1580. /* pci init */
  1581. dev->pci = pci_dev;
  1582. if (pci_enable_device(pci_dev)) {
  1583. err = -EIO;
  1584. goto fail_free;
  1585. }
  1586. core = cx88_core_get(dev->pci);
  1587. if (NULL == core) {
  1588. err = -EINVAL;
  1589. goto fail_free;
  1590. }
  1591. dev->core = core;
  1592. /* print pci info */
  1593. pci_read_config_byte(pci_dev, PCI_CLASS_REVISION, &dev->pci_rev);
  1594. pci_read_config_byte(pci_dev, PCI_LATENCY_TIMER, &dev->pci_lat);
  1595. printk(KERN_INFO "%s/0: found at %s, rev: %d, irq: %d, "
  1596. "latency: %d, mmio: 0x%llx\n", core->name,
  1597. pci_name(pci_dev), dev->pci_rev, pci_dev->irq,
  1598. dev->pci_lat,(unsigned long long)pci_resource_start(pci_dev,0));
  1599. pci_set_master(pci_dev);
  1600. if (!pci_dma_supported(pci_dev,DMA_BIT_MASK(32))) {
  1601. printk("%s/0: Oops: no 32bit PCI DMA ???\n",core->name);
  1602. err = -EIO;
  1603. goto fail_core;
  1604. }
  1605. /* Initialize VBI template */
  1606. memcpy( &cx8800_vbi_template, &cx8800_video_template,
  1607. sizeof(cx8800_vbi_template) );
  1608. strcpy(cx8800_vbi_template.name,"cx8800-vbi");
  1609. /* initialize driver struct */
  1610. spin_lock_init(&dev->slock);
  1611. core->tvnorm = cx8800_video_template.current_norm;
  1612. /* init video dma queues */
  1613. INIT_LIST_HEAD(&dev->vidq.active);
  1614. INIT_LIST_HEAD(&dev->vidq.queued);
  1615. dev->vidq.timeout.function = cx8800_vid_timeout;
  1616. dev->vidq.timeout.data = (unsigned long)dev;
  1617. init_timer(&dev->vidq.timeout);
  1618. cx88_risc_stopper(dev->pci,&dev->vidq.stopper,
  1619. MO_VID_DMACNTRL,0x11,0x00);
  1620. /* init vbi dma queues */
  1621. INIT_LIST_HEAD(&dev->vbiq.active);
  1622. INIT_LIST_HEAD(&dev->vbiq.queued);
  1623. dev->vbiq.timeout.function = cx8800_vbi_timeout;
  1624. dev->vbiq.timeout.data = (unsigned long)dev;
  1625. init_timer(&dev->vbiq.timeout);
  1626. cx88_risc_stopper(dev->pci,&dev->vbiq.stopper,
  1627. MO_VID_DMACNTRL,0x88,0x00);
  1628. /* get irq */
  1629. err = request_irq(pci_dev->irq, cx8800_irq,
  1630. IRQF_SHARED | IRQF_DISABLED, core->name, dev);
  1631. if (err < 0) {
  1632. printk(KERN_ERR "%s/0: can't get IRQ %d\n",
  1633. core->name,pci_dev->irq);
  1634. goto fail_core;
  1635. }
  1636. cx_set(MO_PCI_INTMSK, core->pci_irqmask);
  1637. /* load and configure helper modules */
  1638. if (core->board.audio_chip == V4L2_IDENT_WM8775)
  1639. v4l2_i2c_new_subdev(&core->v4l2_dev, &core->i2c_adap,
  1640. "wm8775", 0x36 >> 1, NULL);
  1641. if (core->board.audio_chip == V4L2_IDENT_TVAUDIO) {
  1642. /* This probes for a tda9874 as is used on some
  1643. Pixelview Ultra boards. */
  1644. v4l2_i2c_new_subdev(&core->v4l2_dev, &core->i2c_adap,
  1645. "tvaudio", 0, I2C_ADDRS(0xb0 >> 1));
  1646. }
  1647. switch (core->boardnr) {
  1648. case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
  1649. case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD: {
  1650. static const struct i2c_board_info rtc_info = {
  1651. I2C_BOARD_INFO("isl1208", 0x6f)
  1652. };
  1653. request_module("rtc-isl1208");
  1654. core->i2c_rtc = i2c_new_device(&core->i2c_adap, &rtc_info);
  1655. }
  1656. /* break intentionally omitted */
  1657. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  1658. request_module("ir-kbd-i2c");
  1659. }
  1660. /* register v4l devices */
  1661. dev->video_dev = cx88_vdev_init(core,dev->pci,
  1662. &cx8800_video_template,"video");
  1663. video_set_drvdata(dev->video_dev, dev);
  1664. err = video_register_device(dev->video_dev,VFL_TYPE_GRABBER,
  1665. video_nr[core->nr]);
  1666. if (err < 0) {
  1667. printk(KERN_ERR "%s/0: can't register video device\n",
  1668. core->name);
  1669. goto fail_unreg;
  1670. }
  1671. printk(KERN_INFO "%s/0: registered device %s [v4l2]\n",
  1672. core->name, video_device_node_name(dev->video_dev));
  1673. dev->vbi_dev = cx88_vdev_init(core,dev->pci,&cx8800_vbi_template,"vbi");
  1674. video_set_drvdata(dev->vbi_dev, dev);
  1675. err = video_register_device(dev->vbi_dev,VFL_TYPE_VBI,
  1676. vbi_nr[core->nr]);
  1677. if (err < 0) {
  1678. printk(KERN_ERR "%s/0: can't register vbi device\n",
  1679. core->name);
  1680. goto fail_unreg;
  1681. }
  1682. printk(KERN_INFO "%s/0: registered device %s\n",
  1683. core->name, video_device_node_name(dev->vbi_dev));
  1684. if (core->board.radio.type == CX88_RADIO) {
  1685. dev->radio_dev = cx88_vdev_init(core,dev->pci,
  1686. &cx8800_radio_template,"radio");
  1687. video_set_drvdata(dev->radio_dev, dev);
  1688. err = video_register_device(dev->radio_dev,VFL_TYPE_RADIO,
  1689. radio_nr[core->nr]);
  1690. if (err < 0) {
  1691. printk(KERN_ERR "%s/0: can't register radio device\n",
  1692. core->name);
  1693. goto fail_unreg;
  1694. }
  1695. printk(KERN_INFO "%s/0: registered device %s\n",
  1696. core->name, video_device_node_name(dev->radio_dev));
  1697. }
  1698. /* everything worked */
  1699. pci_set_drvdata(pci_dev,dev);
  1700. /* initial device configuration */
  1701. mutex_lock(&core->lock);
  1702. cx88_set_tvnorm(core,core->tvnorm);
  1703. init_controls(core);
  1704. cx88_video_mux(core,0);
  1705. mutex_unlock(&core->lock);
  1706. /* start tvaudio thread */
  1707. if (core->board.tuner_type != TUNER_ABSENT) {
  1708. core->kthread = kthread_run(cx88_audio_thread, core, "cx88 tvaudio");
  1709. if (IS_ERR(core->kthread)) {
  1710. err = PTR_ERR(core->kthread);
  1711. printk(KERN_ERR "%s/0: failed to create cx88 audio thread, err=%d\n",
  1712. core->name, err);
  1713. }
  1714. }
  1715. return 0;
  1716. fail_unreg:
  1717. cx8800_unregister_video(dev);
  1718. free_irq(pci_dev->irq, dev);
  1719. fail_core:
  1720. cx88_core_put(core,dev->pci);
  1721. fail_free:
  1722. kfree(dev);
  1723. return err;
  1724. }
  1725. static void __devexit cx8800_finidev(struct pci_dev *pci_dev)
  1726. {
  1727. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1728. struct cx88_core *core = dev->core;
  1729. /* stop thread */
  1730. if (core->kthread) {
  1731. kthread_stop(core->kthread);
  1732. core->kthread = NULL;
  1733. }
  1734. if (core->ir)
  1735. cx88_ir_stop(core);
  1736. cx88_shutdown(core); /* FIXME */
  1737. pci_disable_device(pci_dev);
  1738. /* unregister stuff */
  1739. free_irq(pci_dev->irq, dev);
  1740. cx8800_unregister_video(dev);
  1741. pci_set_drvdata(pci_dev, NULL);
  1742. /* free memory */
  1743. btcx_riscmem_free(dev->pci,&dev->vidq.stopper);
  1744. cx88_core_put(core,dev->pci);
  1745. kfree(dev);
  1746. }
  1747. #ifdef CONFIG_PM
  1748. static int cx8800_suspend(struct pci_dev *pci_dev, pm_message_t state)
  1749. {
  1750. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1751. struct cx88_core *core = dev->core;
  1752. /* stop video+vbi capture */
  1753. spin_lock(&dev->slock);
  1754. if (!list_empty(&dev->vidq.active)) {
  1755. printk("%s/0: suspend video\n", core->name);
  1756. stop_video_dma(dev);
  1757. del_timer(&dev->vidq.timeout);
  1758. }
  1759. if (!list_empty(&dev->vbiq.active)) {
  1760. printk("%s/0: suspend vbi\n", core->name);
  1761. cx8800_stop_vbi_dma(dev);
  1762. del_timer(&dev->vbiq.timeout);
  1763. }
  1764. spin_unlock(&dev->slock);
  1765. if (core->ir)
  1766. cx88_ir_stop(core);
  1767. /* FIXME -- shutdown device */
  1768. cx88_shutdown(core);
  1769. pci_save_state(pci_dev);
  1770. if (0 != pci_set_power_state(pci_dev, pci_choose_state(pci_dev, state))) {
  1771. pci_disable_device(pci_dev);
  1772. dev->state.disabled = 1;
  1773. }
  1774. return 0;
  1775. }
  1776. static int cx8800_resume(struct pci_dev *pci_dev)
  1777. {
  1778. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1779. struct cx88_core *core = dev->core;
  1780. int err;
  1781. if (dev->state.disabled) {
  1782. err=pci_enable_device(pci_dev);
  1783. if (err) {
  1784. printk(KERN_ERR "%s/0: can't enable device\n",
  1785. core->name);
  1786. return err;
  1787. }
  1788. dev->state.disabled = 0;
  1789. }
  1790. err= pci_set_power_state(pci_dev, PCI_D0);
  1791. if (err) {
  1792. printk(KERN_ERR "%s/0: can't set power state\n", core->name);
  1793. pci_disable_device(pci_dev);
  1794. dev->state.disabled = 1;
  1795. return err;
  1796. }
  1797. pci_restore_state(pci_dev);
  1798. /* FIXME: re-initialize hardware */
  1799. cx88_reset(core);
  1800. if (core->ir)
  1801. cx88_ir_start(core);
  1802. cx_set(MO_PCI_INTMSK, core->pci_irqmask);
  1803. /* restart video+vbi capture */
  1804. spin_lock(&dev->slock);
  1805. if (!list_empty(&dev->vidq.active)) {
  1806. printk("%s/0: resume video\n", core->name);
  1807. restart_video_queue(dev,&dev->vidq);
  1808. }
  1809. if (!list_empty(&dev->vbiq.active)) {
  1810. printk("%s/0: resume vbi\n", core->name);
  1811. cx8800_restart_vbi_queue(dev,&dev->vbiq);
  1812. }
  1813. spin_unlock(&dev->slock);
  1814. return 0;
  1815. }
  1816. #endif
  1817. /* ----------------------------------------------------------- */
  1818. static const struct pci_device_id cx8800_pci_tbl[] = {
  1819. {
  1820. .vendor = 0x14f1,
  1821. .device = 0x8800,
  1822. .subvendor = PCI_ANY_ID,
  1823. .subdevice = PCI_ANY_ID,
  1824. },{
  1825. /* --- end of list --- */
  1826. }
  1827. };
  1828. MODULE_DEVICE_TABLE(pci, cx8800_pci_tbl);
  1829. static struct pci_driver cx8800_pci_driver = {
  1830. .name = "cx8800",
  1831. .id_table = cx8800_pci_tbl,
  1832. .probe = cx8800_initdev,
  1833. .remove = __devexit_p(cx8800_finidev),
  1834. #ifdef CONFIG_PM
  1835. .suspend = cx8800_suspend,
  1836. .resume = cx8800_resume,
  1837. #endif
  1838. };
  1839. static int __init cx8800_init(void)
  1840. {
  1841. printk(KERN_INFO "cx88/0: cx2388x v4l2 driver version %d.%d.%d loaded\n",
  1842. (CX88_VERSION_CODE >> 16) & 0xff,
  1843. (CX88_VERSION_CODE >> 8) & 0xff,
  1844. CX88_VERSION_CODE & 0xff);
  1845. #ifdef SNAPSHOT
  1846. printk(KERN_INFO "cx2388x: snapshot date %04d-%02d-%02d\n",
  1847. SNAPSHOT/10000, (SNAPSHOT/100)%100, SNAPSHOT%100);
  1848. #endif
  1849. return pci_register_driver(&cx8800_pci_driver);
  1850. }
  1851. static void __exit cx8800_fini(void)
  1852. {
  1853. pci_unregister_driver(&cx8800_pci_driver);
  1854. }
  1855. module_init(cx8800_init);
  1856. module_exit(cx8800_fini);
  1857. /* ----------------------------------------------------------- */
  1858. /*
  1859. * Local variables:
  1860. * c-basic-offset: 8
  1861. * End:
  1862. * kate: eol "unix"; indent-width 3; remove-trailing-space on; replace-trailing-space-save on; tab-width 8; replace-tabs off; space-indent off; mixed-indent off
  1863. */