devices.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764
  1. /*
  2. * linux/arch/arm/mach-omap2/devices.c
  3. *
  4. * OMAP2 platform device setup/initialization
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. */
  11. #include <linux/gpio.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/io.h>
  16. #include <linux/clk.h>
  17. #include <linux/err.h>
  18. #include <linux/slab.h>
  19. #include <linux/of.h>
  20. #include <mach/hardware.h>
  21. #include <mach/irqs.h>
  22. #include <asm/mach-types.h>
  23. #include <asm/mach/map.h>
  24. #include <asm/pmu.h>
  25. #include <plat/tc.h>
  26. #include <plat/board.h>
  27. #include <plat/mcbsp.h>
  28. #include <plat/mmc.h>
  29. #include <plat/dma.h>
  30. #include <plat/omap_hwmod.h>
  31. #include <plat/omap_device.h>
  32. #include <plat/omap4-keypad.h>
  33. #include "mux.h"
  34. #include "control.h"
  35. #include "devices.h"
  36. #define L3_MODULES_MAX_LEN 12
  37. #define L3_MODULES 3
  38. static int __init omap3_l3_init(void)
  39. {
  40. int l;
  41. struct omap_hwmod *oh;
  42. struct platform_device *pdev;
  43. char oh_name[L3_MODULES_MAX_LEN];
  44. /*
  45. * To avoid code running on other OMAPs in
  46. * multi-omap builds
  47. */
  48. if (!(cpu_is_omap34xx()))
  49. return -ENODEV;
  50. l = snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main");
  51. oh = omap_hwmod_lookup(oh_name);
  52. if (!oh)
  53. pr_err("could not look up %s\n", oh_name);
  54. pdev = omap_device_build("omap_l3_smx", 0, oh, NULL, 0,
  55. NULL, 0, 0);
  56. WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
  57. return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
  58. }
  59. postcore_initcall(omap3_l3_init);
  60. static int __init omap4_l3_init(void)
  61. {
  62. int l, i;
  63. struct omap_hwmod *oh[3];
  64. struct platform_device *pdev;
  65. char oh_name[L3_MODULES_MAX_LEN];
  66. /* If dtb is there, the devices will be created dynamically */
  67. if (of_have_populated_dt())
  68. return -ENODEV;
  69. /*
  70. * To avoid code running on other OMAPs in
  71. * multi-omap builds
  72. */
  73. if (!(cpu_is_omap44xx()))
  74. return -ENODEV;
  75. for (i = 0; i < L3_MODULES; i++) {
  76. l = snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main_%d", i+1);
  77. oh[i] = omap_hwmod_lookup(oh_name);
  78. if (!(oh[i]))
  79. pr_err("could not look up %s\n", oh_name);
  80. }
  81. pdev = omap_device_build_ss("omap_l3_noc", 0, oh, 3, NULL,
  82. 0, NULL, 0, 0);
  83. WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
  84. return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
  85. }
  86. postcore_initcall(omap4_l3_init);
  87. #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
  88. static struct resource omap2cam_resources[] = {
  89. {
  90. .start = OMAP24XX_CAMERA_BASE,
  91. .end = OMAP24XX_CAMERA_BASE + 0xfff,
  92. .flags = IORESOURCE_MEM,
  93. },
  94. {
  95. .start = INT_24XX_CAM_IRQ,
  96. .flags = IORESOURCE_IRQ,
  97. }
  98. };
  99. static struct platform_device omap2cam_device = {
  100. .name = "omap24xxcam",
  101. .id = -1,
  102. .num_resources = ARRAY_SIZE(omap2cam_resources),
  103. .resource = omap2cam_resources,
  104. };
  105. #endif
  106. #if defined(CONFIG_IOMMU_API)
  107. #include <plat/iommu.h>
  108. static struct resource omap3isp_resources[] = {
  109. {
  110. .start = OMAP3430_ISP_BASE,
  111. .end = OMAP3430_ISP_END,
  112. .flags = IORESOURCE_MEM,
  113. },
  114. {
  115. .start = OMAP3430_ISP_CCP2_BASE,
  116. .end = OMAP3430_ISP_CCP2_END,
  117. .flags = IORESOURCE_MEM,
  118. },
  119. {
  120. .start = OMAP3430_ISP_CCDC_BASE,
  121. .end = OMAP3430_ISP_CCDC_END,
  122. .flags = IORESOURCE_MEM,
  123. },
  124. {
  125. .start = OMAP3430_ISP_HIST_BASE,
  126. .end = OMAP3430_ISP_HIST_END,
  127. .flags = IORESOURCE_MEM,
  128. },
  129. {
  130. .start = OMAP3430_ISP_H3A_BASE,
  131. .end = OMAP3430_ISP_H3A_END,
  132. .flags = IORESOURCE_MEM,
  133. },
  134. {
  135. .start = OMAP3430_ISP_PREV_BASE,
  136. .end = OMAP3430_ISP_PREV_END,
  137. .flags = IORESOURCE_MEM,
  138. },
  139. {
  140. .start = OMAP3430_ISP_RESZ_BASE,
  141. .end = OMAP3430_ISP_RESZ_END,
  142. .flags = IORESOURCE_MEM,
  143. },
  144. {
  145. .start = OMAP3430_ISP_SBL_BASE,
  146. .end = OMAP3430_ISP_SBL_END,
  147. .flags = IORESOURCE_MEM,
  148. },
  149. {
  150. .start = OMAP3430_ISP_CSI2A_REGS1_BASE,
  151. .end = OMAP3430_ISP_CSI2A_REGS1_END,
  152. .flags = IORESOURCE_MEM,
  153. },
  154. {
  155. .start = OMAP3430_ISP_CSIPHY2_BASE,
  156. .end = OMAP3430_ISP_CSIPHY2_END,
  157. .flags = IORESOURCE_MEM,
  158. },
  159. {
  160. .start = OMAP3630_ISP_CSI2A_REGS2_BASE,
  161. .end = OMAP3630_ISP_CSI2A_REGS2_END,
  162. .flags = IORESOURCE_MEM,
  163. },
  164. {
  165. .start = OMAP3630_ISP_CSI2C_REGS1_BASE,
  166. .end = OMAP3630_ISP_CSI2C_REGS1_END,
  167. .flags = IORESOURCE_MEM,
  168. },
  169. {
  170. .start = OMAP3630_ISP_CSIPHY1_BASE,
  171. .end = OMAP3630_ISP_CSIPHY1_END,
  172. .flags = IORESOURCE_MEM,
  173. },
  174. {
  175. .start = OMAP3630_ISP_CSI2C_REGS2_BASE,
  176. .end = OMAP3630_ISP_CSI2C_REGS2_END,
  177. .flags = IORESOURCE_MEM,
  178. },
  179. {
  180. .start = INT_34XX_CAM_IRQ,
  181. .flags = IORESOURCE_IRQ,
  182. }
  183. };
  184. static struct platform_device omap3isp_device = {
  185. .name = "omap3isp",
  186. .id = -1,
  187. .num_resources = ARRAY_SIZE(omap3isp_resources),
  188. .resource = omap3isp_resources,
  189. };
  190. static struct omap_iommu_arch_data omap3_isp_iommu = {
  191. .name = "isp",
  192. };
  193. int omap3_init_camera(struct isp_platform_data *pdata)
  194. {
  195. omap3isp_device.dev.platform_data = pdata;
  196. omap3isp_device.dev.archdata.iommu = &omap3_isp_iommu;
  197. return platform_device_register(&omap3isp_device);
  198. }
  199. #else /* !CONFIG_IOMMU_API */
  200. int omap3_init_camera(struct isp_platform_data *pdata)
  201. {
  202. return 0;
  203. }
  204. #endif
  205. static inline void omap_init_camera(void)
  206. {
  207. #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
  208. if (cpu_is_omap24xx())
  209. platform_device_register(&omap2cam_device);
  210. #endif
  211. }
  212. int __init omap4_keyboard_init(struct omap4_keypad_platform_data
  213. *sdp4430_keypad_data, struct omap_board_data *bdata)
  214. {
  215. struct platform_device *pdev;
  216. struct omap_hwmod *oh;
  217. struct omap4_keypad_platform_data *keypad_data;
  218. unsigned int id = -1;
  219. char *oh_name = "kbd";
  220. char *name = "omap4-keypad";
  221. oh = omap_hwmod_lookup(oh_name);
  222. if (!oh) {
  223. pr_err("Could not look up %s\n", oh_name);
  224. return -ENODEV;
  225. }
  226. keypad_data = sdp4430_keypad_data;
  227. pdev = omap_device_build(name, id, oh, keypad_data,
  228. sizeof(struct omap4_keypad_platform_data), NULL, 0, 0);
  229. if (IS_ERR(pdev)) {
  230. WARN(1, "Can't build omap_device for %s:%s.\n",
  231. name, oh->name);
  232. return PTR_ERR(pdev);
  233. }
  234. oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
  235. return 0;
  236. }
  237. #if defined(CONFIG_OMAP_MBOX_FWK) || defined(CONFIG_OMAP_MBOX_FWK_MODULE)
  238. static inline void omap_init_mbox(void)
  239. {
  240. struct omap_hwmod *oh;
  241. struct platform_device *pdev;
  242. oh = omap_hwmod_lookup("mailbox");
  243. if (!oh) {
  244. pr_err("%s: unable to find hwmod\n", __func__);
  245. return;
  246. }
  247. pdev = omap_device_build("omap-mailbox", -1, oh, NULL, 0, NULL, 0, 0);
  248. WARN(IS_ERR(pdev), "%s: could not build device, err %ld\n",
  249. __func__, PTR_ERR(pdev));
  250. }
  251. #else
  252. static inline void omap_init_mbox(void) { }
  253. #endif /* CONFIG_OMAP_MBOX_FWK */
  254. static inline void omap_init_sti(void) {}
  255. #if defined(CONFIG_SND_SOC) || defined(CONFIG_SND_SOC_MODULE)
  256. static struct platform_device omap_pcm = {
  257. .name = "omap-pcm-audio",
  258. .id = -1,
  259. };
  260. /*
  261. * OMAP2420 has 2 McBSP ports
  262. * OMAP2430 has 5 McBSP ports
  263. * OMAP3 has 5 McBSP ports
  264. * OMAP4 has 4 McBSP ports
  265. */
  266. OMAP_MCBSP_PLATFORM_DEVICE(1);
  267. OMAP_MCBSP_PLATFORM_DEVICE(2);
  268. OMAP_MCBSP_PLATFORM_DEVICE(3);
  269. OMAP_MCBSP_PLATFORM_DEVICE(4);
  270. OMAP_MCBSP_PLATFORM_DEVICE(5);
  271. static void omap_init_audio(void)
  272. {
  273. platform_device_register(&omap_mcbsp1);
  274. platform_device_register(&omap_mcbsp2);
  275. if (cpu_is_omap243x() || cpu_is_omap34xx() || cpu_is_omap44xx()) {
  276. platform_device_register(&omap_mcbsp3);
  277. platform_device_register(&omap_mcbsp4);
  278. }
  279. if (cpu_is_omap243x() || cpu_is_omap34xx())
  280. platform_device_register(&omap_mcbsp5);
  281. platform_device_register(&omap_pcm);
  282. }
  283. #else
  284. static inline void omap_init_audio(void) {}
  285. #endif
  286. #if defined(CONFIG_SND_OMAP_SOC_MCPDM) || \
  287. defined(CONFIG_SND_OMAP_SOC_MCPDM_MODULE)
  288. static void omap_init_mcpdm(void)
  289. {
  290. struct omap_hwmod *oh;
  291. struct platform_device *pdev;
  292. oh = omap_hwmod_lookup("mcpdm");
  293. if (!oh) {
  294. printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
  295. return;
  296. }
  297. pdev = omap_device_build("omap-mcpdm", -1, oh, NULL, 0, NULL, 0, 0);
  298. WARN(IS_ERR(pdev), "Can't build omap_device for omap-mcpdm.\n");
  299. }
  300. #else
  301. static inline void omap_init_mcpdm(void) {}
  302. #endif
  303. #if defined(CONFIG_SND_OMAP_SOC_DMIC) || \
  304. defined(CONFIG_SND_OMAP_SOC_DMIC_MODULE)
  305. static void omap_init_dmic(void)
  306. {
  307. struct omap_hwmod *oh;
  308. struct platform_device *pdev;
  309. oh = omap_hwmod_lookup("dmic");
  310. if (!oh) {
  311. printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
  312. return;
  313. }
  314. pdev = omap_device_build("omap-dmic", -1, oh, NULL, 0, NULL, 0, 0);
  315. WARN(IS_ERR(pdev), "Can't build omap_device for omap-dmic.\n");
  316. }
  317. #else
  318. static inline void omap_init_dmic(void) {}
  319. #endif
  320. #if defined(CONFIG_SPI_OMAP24XX) || defined(CONFIG_SPI_OMAP24XX_MODULE)
  321. #include <plat/mcspi.h>
  322. static int omap_mcspi_init(struct omap_hwmod *oh, void *unused)
  323. {
  324. struct platform_device *pdev;
  325. char *name = "omap2_mcspi";
  326. struct omap2_mcspi_platform_config *pdata;
  327. static int spi_num;
  328. struct omap2_mcspi_dev_attr *mcspi_attrib = oh->dev_attr;
  329. pdata = kzalloc(sizeof(*pdata), GFP_KERNEL);
  330. if (!pdata) {
  331. pr_err("Memory allocation for McSPI device failed\n");
  332. return -ENOMEM;
  333. }
  334. pdata->num_cs = mcspi_attrib->num_chipselect;
  335. switch (oh->class->rev) {
  336. case OMAP2_MCSPI_REV:
  337. case OMAP3_MCSPI_REV:
  338. pdata->regs_offset = 0;
  339. break;
  340. case OMAP4_MCSPI_REV:
  341. pdata->regs_offset = OMAP4_MCSPI_REG_OFFSET;
  342. break;
  343. default:
  344. pr_err("Invalid McSPI Revision value\n");
  345. kfree(pdata);
  346. return -EINVAL;
  347. }
  348. spi_num++;
  349. pdev = omap_device_build(name, spi_num, oh, pdata,
  350. sizeof(*pdata), NULL, 0, 0);
  351. WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s\n",
  352. name, oh->name);
  353. kfree(pdata);
  354. return 0;
  355. }
  356. static void omap_init_mcspi(void)
  357. {
  358. omap_hwmod_for_each_by_class("mcspi", omap_mcspi_init, NULL);
  359. }
  360. #else
  361. static inline void omap_init_mcspi(void) {}
  362. #endif
  363. static struct resource omap2_pmu_resource = {
  364. .start = 3,
  365. .end = 3,
  366. .flags = IORESOURCE_IRQ,
  367. };
  368. static struct resource omap3_pmu_resource = {
  369. .start = INT_34XX_BENCH_MPU_EMUL,
  370. .end = INT_34XX_BENCH_MPU_EMUL,
  371. .flags = IORESOURCE_IRQ,
  372. };
  373. static struct platform_device omap_pmu_device = {
  374. .name = "arm-pmu",
  375. .id = ARM_PMU_DEVICE_CPU,
  376. .num_resources = 1,
  377. };
  378. static void omap_init_pmu(void)
  379. {
  380. if (cpu_is_omap24xx())
  381. omap_pmu_device.resource = &omap2_pmu_resource;
  382. else if (cpu_is_omap34xx())
  383. omap_pmu_device.resource = &omap3_pmu_resource;
  384. else
  385. return;
  386. platform_device_register(&omap_pmu_device);
  387. }
  388. #if defined(CONFIG_CRYPTO_DEV_OMAP_SHAM) || defined(CONFIG_CRYPTO_DEV_OMAP_SHAM_MODULE)
  389. #ifdef CONFIG_ARCH_OMAP2
  390. static struct resource omap2_sham_resources[] = {
  391. {
  392. .start = OMAP24XX_SEC_SHA1MD5_BASE,
  393. .end = OMAP24XX_SEC_SHA1MD5_BASE + 0x64,
  394. .flags = IORESOURCE_MEM,
  395. },
  396. {
  397. .start = INT_24XX_SHA1MD5,
  398. .flags = IORESOURCE_IRQ,
  399. }
  400. };
  401. static int omap2_sham_resources_sz = ARRAY_SIZE(omap2_sham_resources);
  402. #else
  403. #define omap2_sham_resources NULL
  404. #define omap2_sham_resources_sz 0
  405. #endif
  406. #ifdef CONFIG_ARCH_OMAP3
  407. static struct resource omap3_sham_resources[] = {
  408. {
  409. .start = OMAP34XX_SEC_SHA1MD5_BASE,
  410. .end = OMAP34XX_SEC_SHA1MD5_BASE + 0x64,
  411. .flags = IORESOURCE_MEM,
  412. },
  413. {
  414. .start = INT_34XX_SHA1MD52_IRQ,
  415. .flags = IORESOURCE_IRQ,
  416. },
  417. {
  418. .start = OMAP34XX_DMA_SHA1MD5_RX,
  419. .flags = IORESOURCE_DMA,
  420. }
  421. };
  422. static int omap3_sham_resources_sz = ARRAY_SIZE(omap3_sham_resources);
  423. #else
  424. #define omap3_sham_resources NULL
  425. #define omap3_sham_resources_sz 0
  426. #endif
  427. static struct platform_device sham_device = {
  428. .name = "omap-sham",
  429. .id = -1,
  430. };
  431. static void omap_init_sham(void)
  432. {
  433. if (cpu_is_omap24xx()) {
  434. sham_device.resource = omap2_sham_resources;
  435. sham_device.num_resources = omap2_sham_resources_sz;
  436. } else if (cpu_is_omap34xx()) {
  437. sham_device.resource = omap3_sham_resources;
  438. sham_device.num_resources = omap3_sham_resources_sz;
  439. } else {
  440. pr_err("%s: platform not supported\n", __func__);
  441. return;
  442. }
  443. platform_device_register(&sham_device);
  444. }
  445. #else
  446. static inline void omap_init_sham(void) { }
  447. #endif
  448. #if defined(CONFIG_CRYPTO_DEV_OMAP_AES) || defined(CONFIG_CRYPTO_DEV_OMAP_AES_MODULE)
  449. #ifdef CONFIG_ARCH_OMAP2
  450. static struct resource omap2_aes_resources[] = {
  451. {
  452. .start = OMAP24XX_SEC_AES_BASE,
  453. .end = OMAP24XX_SEC_AES_BASE + 0x4C,
  454. .flags = IORESOURCE_MEM,
  455. },
  456. {
  457. .start = OMAP24XX_DMA_AES_TX,
  458. .flags = IORESOURCE_DMA,
  459. },
  460. {
  461. .start = OMAP24XX_DMA_AES_RX,
  462. .flags = IORESOURCE_DMA,
  463. }
  464. };
  465. static int omap2_aes_resources_sz = ARRAY_SIZE(omap2_aes_resources);
  466. #else
  467. #define omap2_aes_resources NULL
  468. #define omap2_aes_resources_sz 0
  469. #endif
  470. #ifdef CONFIG_ARCH_OMAP3
  471. static struct resource omap3_aes_resources[] = {
  472. {
  473. .start = OMAP34XX_SEC_AES_BASE,
  474. .end = OMAP34XX_SEC_AES_BASE + 0x4C,
  475. .flags = IORESOURCE_MEM,
  476. },
  477. {
  478. .start = OMAP34XX_DMA_AES2_TX,
  479. .flags = IORESOURCE_DMA,
  480. },
  481. {
  482. .start = OMAP34XX_DMA_AES2_RX,
  483. .flags = IORESOURCE_DMA,
  484. }
  485. };
  486. static int omap3_aes_resources_sz = ARRAY_SIZE(omap3_aes_resources);
  487. #else
  488. #define omap3_aes_resources NULL
  489. #define omap3_aes_resources_sz 0
  490. #endif
  491. static struct platform_device aes_device = {
  492. .name = "omap-aes",
  493. .id = -1,
  494. };
  495. static void omap_init_aes(void)
  496. {
  497. if (cpu_is_omap24xx()) {
  498. aes_device.resource = omap2_aes_resources;
  499. aes_device.num_resources = omap2_aes_resources_sz;
  500. } else if (cpu_is_omap34xx()) {
  501. aes_device.resource = omap3_aes_resources;
  502. aes_device.num_resources = omap3_aes_resources_sz;
  503. } else {
  504. pr_err("%s: platform not supported\n", __func__);
  505. return;
  506. }
  507. platform_device_register(&aes_device);
  508. }
  509. #else
  510. static inline void omap_init_aes(void) { }
  511. #endif
  512. /*-------------------------------------------------------------------------*/
  513. #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE)
  514. static inline void omap242x_mmc_mux(struct omap_mmc_platform_data
  515. *mmc_controller)
  516. {
  517. if ((mmc_controller->slots[0].switch_pin > 0) && \
  518. (mmc_controller->slots[0].switch_pin < OMAP_MAX_GPIO_LINES))
  519. omap_mux_init_gpio(mmc_controller->slots[0].switch_pin,
  520. OMAP_PIN_INPUT_PULLUP);
  521. if ((mmc_controller->slots[0].gpio_wp > 0) && \
  522. (mmc_controller->slots[0].gpio_wp < OMAP_MAX_GPIO_LINES))
  523. omap_mux_init_gpio(mmc_controller->slots[0].gpio_wp,
  524. OMAP_PIN_INPUT_PULLUP);
  525. omap_mux_init_signal("sdmmc_cmd", 0);
  526. omap_mux_init_signal("sdmmc_clki", 0);
  527. omap_mux_init_signal("sdmmc_clko", 0);
  528. omap_mux_init_signal("sdmmc_dat0", 0);
  529. omap_mux_init_signal("sdmmc_dat_dir0", 0);
  530. omap_mux_init_signal("sdmmc_cmd_dir", 0);
  531. if (mmc_controller->slots[0].caps & MMC_CAP_4_BIT_DATA) {
  532. omap_mux_init_signal("sdmmc_dat1", 0);
  533. omap_mux_init_signal("sdmmc_dat2", 0);
  534. omap_mux_init_signal("sdmmc_dat3", 0);
  535. omap_mux_init_signal("sdmmc_dat_dir1", 0);
  536. omap_mux_init_signal("sdmmc_dat_dir2", 0);
  537. omap_mux_init_signal("sdmmc_dat_dir3", 0);
  538. }
  539. /*
  540. * Use internal loop-back in MMC/SDIO Module Input Clock
  541. * selection
  542. */
  543. if (mmc_controller->slots[0].internal_clock) {
  544. u32 v = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
  545. v |= (1 << 24);
  546. omap_ctrl_writel(v, OMAP2_CONTROL_DEVCONF0);
  547. }
  548. }
  549. void __init omap242x_init_mmc(struct omap_mmc_platform_data **mmc_data)
  550. {
  551. char *name = "mmci-omap";
  552. if (!mmc_data[0]) {
  553. pr_err("%s fails: Incomplete platform data\n", __func__);
  554. return;
  555. }
  556. omap242x_mmc_mux(mmc_data[0]);
  557. omap_mmc_add(name, 0, OMAP2_MMC1_BASE, OMAP2420_MMC_SIZE,
  558. INT_24XX_MMC_IRQ, mmc_data[0]);
  559. }
  560. #endif
  561. /*-------------------------------------------------------------------------*/
  562. #if defined(CONFIG_HDQ_MASTER_OMAP) || defined(CONFIG_HDQ_MASTER_OMAP_MODULE)
  563. #if defined(CONFIG_SOC_OMAP2430) || defined(CONFIG_SOC_OMAP3430)
  564. #define OMAP_HDQ_BASE 0x480B2000
  565. #endif
  566. static struct resource omap_hdq_resources[] = {
  567. {
  568. .start = OMAP_HDQ_BASE,
  569. .end = OMAP_HDQ_BASE + 0x1C,
  570. .flags = IORESOURCE_MEM,
  571. },
  572. {
  573. .start = INT_24XX_HDQ_IRQ,
  574. .flags = IORESOURCE_IRQ,
  575. },
  576. };
  577. static struct platform_device omap_hdq_dev = {
  578. .name = "omap_hdq",
  579. .id = 0,
  580. .dev = {
  581. .platform_data = NULL,
  582. },
  583. .num_resources = ARRAY_SIZE(omap_hdq_resources),
  584. .resource = omap_hdq_resources,
  585. };
  586. static inline void omap_hdq_init(void)
  587. {
  588. (void) platform_device_register(&omap_hdq_dev);
  589. }
  590. #else
  591. static inline void omap_hdq_init(void) {}
  592. #endif
  593. /*---------------------------------------------------------------------------*/
  594. #if defined(CONFIG_VIDEO_OMAP2_VOUT) || \
  595. defined(CONFIG_VIDEO_OMAP2_VOUT_MODULE)
  596. #if defined(CONFIG_FB_OMAP2) || defined(CONFIG_FB_OMAP2_MODULE)
  597. static struct resource omap_vout_resource[3 - CONFIG_FB_OMAP2_NUM_FBS] = {
  598. };
  599. #else
  600. static struct resource omap_vout_resource[2] = {
  601. };
  602. #endif
  603. static struct platform_device omap_vout_device = {
  604. .name = "omap_vout",
  605. .num_resources = ARRAY_SIZE(omap_vout_resource),
  606. .resource = &omap_vout_resource[0],
  607. .id = -1,
  608. };
  609. static void omap_init_vout(void)
  610. {
  611. if (platform_device_register(&omap_vout_device) < 0)
  612. printk(KERN_ERR "Unable to register OMAP-VOUT device\n");
  613. }
  614. #else
  615. static inline void omap_init_vout(void) {}
  616. #endif
  617. /*-------------------------------------------------------------------------*/
  618. static int __init omap2_init_devices(void)
  619. {
  620. /*
  621. * please keep these calls, and their implementations above,
  622. * in alphabetical order so they're easier to sort through.
  623. */
  624. omap_init_audio();
  625. omap_init_mcpdm();
  626. omap_init_dmic();
  627. omap_init_camera();
  628. omap_init_mbox();
  629. omap_init_mcspi();
  630. omap_init_pmu();
  631. omap_hdq_init();
  632. omap_init_sti();
  633. omap_init_sham();
  634. omap_init_aes();
  635. omap_init_vout();
  636. return 0;
  637. }
  638. arch_initcall(omap2_init_devices);
  639. #if defined(CONFIG_OMAP_WATCHDOG) || defined(CONFIG_OMAP_WATCHDOG_MODULE)
  640. static int __init omap_init_wdt(void)
  641. {
  642. int id = -1;
  643. struct platform_device *pdev;
  644. struct omap_hwmod *oh;
  645. char *oh_name = "wd_timer2";
  646. char *dev_name = "omap_wdt";
  647. if (!cpu_class_is_omap2())
  648. return 0;
  649. oh = omap_hwmod_lookup(oh_name);
  650. if (!oh) {
  651. pr_err("Could not look up wd_timer%d hwmod\n", id);
  652. return -EINVAL;
  653. }
  654. pdev = omap_device_build(dev_name, id, oh, NULL, 0, NULL, 0, 0);
  655. WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s.\n",
  656. dev_name, oh->name);
  657. return 0;
  658. }
  659. subsys_initcall(omap_init_wdt);
  660. #endif