panel-lgphilips-lb035q02.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273
  1. /*
  2. * LCD panel driver for LG.Philips LB035Q02
  3. *
  4. * Author: Steve Sakoman <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #include <linux/module.h>
  19. #include <linux/delay.h>
  20. #include <linux/spi/spi.h>
  21. #include <linux/mutex.h>
  22. #include <video/omapdss.h>
  23. struct lb035q02_data {
  24. struct mutex lock;
  25. };
  26. static struct omap_video_timings lb035q02_timings = {
  27. .x_res = 320,
  28. .y_res = 240,
  29. .pixel_clock = 6500,
  30. .hsw = 2,
  31. .hfp = 20,
  32. .hbp = 68,
  33. .vsw = 2,
  34. .vfp = 4,
  35. .vbp = 18,
  36. .vsync_level = OMAPDSS_SIG_ACTIVE_LOW,
  37. .hsync_level = OMAPDSS_SIG_ACTIVE_LOW,
  38. .data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE,
  39. .de_level = OMAPDSS_SIG_ACTIVE_HIGH,
  40. .sync_pclk_edge = OMAPDSS_DRIVE_SIG_OPPOSITE_EDGES,
  41. };
  42. static int lb035q02_panel_power_on(struct omap_dss_device *dssdev)
  43. {
  44. int r;
  45. if (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE)
  46. return 0;
  47. r = omapdss_dpi_display_enable(dssdev);
  48. if (r)
  49. goto err0;
  50. if (dssdev->platform_enable) {
  51. r = dssdev->platform_enable(dssdev);
  52. if (r)
  53. goto err1;
  54. }
  55. return 0;
  56. err1:
  57. omapdss_dpi_display_disable(dssdev);
  58. err0:
  59. return r;
  60. }
  61. static void lb035q02_panel_power_off(struct omap_dss_device *dssdev)
  62. {
  63. if (dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  64. return;
  65. if (dssdev->platform_disable)
  66. dssdev->platform_disable(dssdev);
  67. omapdss_dpi_display_disable(dssdev);
  68. }
  69. static int lb035q02_panel_probe(struct omap_dss_device *dssdev)
  70. {
  71. struct lb035q02_data *ld;
  72. int r;
  73. dssdev->panel.timings = lb035q02_timings;
  74. ld = kzalloc(sizeof(*ld), GFP_KERNEL);
  75. if (!ld) {
  76. r = -ENOMEM;
  77. goto err;
  78. }
  79. mutex_init(&ld->lock);
  80. dev_set_drvdata(&dssdev->dev, ld);
  81. return 0;
  82. err:
  83. return r;
  84. }
  85. static void lb035q02_panel_remove(struct omap_dss_device *dssdev)
  86. {
  87. struct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);
  88. kfree(ld);
  89. }
  90. static int lb035q02_panel_enable(struct omap_dss_device *dssdev)
  91. {
  92. struct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);
  93. int r;
  94. mutex_lock(&ld->lock);
  95. r = lb035q02_panel_power_on(dssdev);
  96. if (r)
  97. goto err;
  98. dssdev->state = OMAP_DSS_DISPLAY_ACTIVE;
  99. mutex_unlock(&ld->lock);
  100. return 0;
  101. err:
  102. mutex_unlock(&ld->lock);
  103. return r;
  104. }
  105. static void lb035q02_panel_disable(struct omap_dss_device *dssdev)
  106. {
  107. struct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);
  108. mutex_lock(&ld->lock);
  109. lb035q02_panel_power_off(dssdev);
  110. dssdev->state = OMAP_DSS_DISPLAY_DISABLED;
  111. mutex_unlock(&ld->lock);
  112. }
  113. static int lb035q02_panel_suspend(struct omap_dss_device *dssdev)
  114. {
  115. struct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);
  116. mutex_lock(&ld->lock);
  117. lb035q02_panel_power_off(dssdev);
  118. dssdev->state = OMAP_DSS_DISPLAY_SUSPENDED;
  119. mutex_unlock(&ld->lock);
  120. return 0;
  121. }
  122. static int lb035q02_panel_resume(struct omap_dss_device *dssdev)
  123. {
  124. struct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);
  125. int r;
  126. mutex_lock(&ld->lock);
  127. r = lb035q02_panel_power_on(dssdev);
  128. if (r)
  129. goto err;
  130. dssdev->state = OMAP_DSS_DISPLAY_ACTIVE;
  131. mutex_unlock(&ld->lock);
  132. return 0;
  133. err:
  134. mutex_unlock(&ld->lock);
  135. return r;
  136. }
  137. static struct omap_dss_driver lb035q02_driver = {
  138. .probe = lb035q02_panel_probe,
  139. .remove = lb035q02_panel_remove,
  140. .enable = lb035q02_panel_enable,
  141. .disable = lb035q02_panel_disable,
  142. .suspend = lb035q02_panel_suspend,
  143. .resume = lb035q02_panel_resume,
  144. .driver = {
  145. .name = "lgphilips_lb035q02_panel",
  146. .owner = THIS_MODULE,
  147. },
  148. };
  149. static int lb035q02_write_reg(struct spi_device *spi, u8 reg, u16 val)
  150. {
  151. struct spi_message msg;
  152. struct spi_transfer index_xfer = {
  153. .len = 3,
  154. .cs_change = 1,
  155. };
  156. struct spi_transfer value_xfer = {
  157. .len = 3,
  158. };
  159. u8 buffer[16];
  160. spi_message_init(&msg);
  161. /* register index */
  162. buffer[0] = 0x70;
  163. buffer[1] = 0x00;
  164. buffer[2] = reg & 0x7f;
  165. index_xfer.tx_buf = buffer;
  166. spi_message_add_tail(&index_xfer, &msg);
  167. /* register value */
  168. buffer[4] = 0x72;
  169. buffer[5] = val >> 8;
  170. buffer[6] = val;
  171. value_xfer.tx_buf = buffer + 4;
  172. spi_message_add_tail(&value_xfer, &msg);
  173. return spi_sync(spi, &msg);
  174. }
  175. static void init_lb035q02_panel(struct spi_device *spi)
  176. {
  177. /* Init sequence from page 28 of the lb035q02 spec */
  178. lb035q02_write_reg(spi, 0x01, 0x6300);
  179. lb035q02_write_reg(spi, 0x02, 0x0200);
  180. lb035q02_write_reg(spi, 0x03, 0x0177);
  181. lb035q02_write_reg(spi, 0x04, 0x04c7);
  182. lb035q02_write_reg(spi, 0x05, 0xffc0);
  183. lb035q02_write_reg(spi, 0x06, 0xe806);
  184. lb035q02_write_reg(spi, 0x0a, 0x4008);
  185. lb035q02_write_reg(spi, 0x0b, 0x0000);
  186. lb035q02_write_reg(spi, 0x0d, 0x0030);
  187. lb035q02_write_reg(spi, 0x0e, 0x2800);
  188. lb035q02_write_reg(spi, 0x0f, 0x0000);
  189. lb035q02_write_reg(spi, 0x16, 0x9f80);
  190. lb035q02_write_reg(spi, 0x17, 0x0a0f);
  191. lb035q02_write_reg(spi, 0x1e, 0x00c1);
  192. lb035q02_write_reg(spi, 0x30, 0x0300);
  193. lb035q02_write_reg(spi, 0x31, 0x0007);
  194. lb035q02_write_reg(spi, 0x32, 0x0000);
  195. lb035q02_write_reg(spi, 0x33, 0x0000);
  196. lb035q02_write_reg(spi, 0x34, 0x0707);
  197. lb035q02_write_reg(spi, 0x35, 0x0004);
  198. lb035q02_write_reg(spi, 0x36, 0x0302);
  199. lb035q02_write_reg(spi, 0x37, 0x0202);
  200. lb035q02_write_reg(spi, 0x3a, 0x0a0d);
  201. lb035q02_write_reg(spi, 0x3b, 0x0806);
  202. }
  203. static int __devinit lb035q02_panel_spi_probe(struct spi_device *spi)
  204. {
  205. init_lb035q02_panel(spi);
  206. return omap_dss_register_driver(&lb035q02_driver);
  207. }
  208. static int __devexit lb035q02_panel_spi_remove(struct spi_device *spi)
  209. {
  210. omap_dss_unregister_driver(&lb035q02_driver);
  211. return 0;
  212. }
  213. static struct spi_driver lb035q02_spi_driver = {
  214. .driver = {
  215. .name = "lgphilips_lb035q02_panel-spi",
  216. .owner = THIS_MODULE,
  217. },
  218. .probe = lb035q02_panel_spi_probe,
  219. .remove = __devexit_p(lb035q02_panel_spi_remove),
  220. };
  221. module_spi_driver(lb035q02_spi_driver);
  222. MODULE_LICENSE("GPL");