db8500.dtsi 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. soc-u9500 {
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. compatible = "stericsson,db8500";
  17. interrupt-parent = <&intc>;
  18. ranges;
  19. intc: interrupt-controller@a0411000 {
  20. compatible = "arm,cortex-a9-gic";
  21. #interrupt-cells = <3>;
  22. #address-cells = <1>;
  23. interrupt-controller;
  24. reg = <0xa0411000 0x1000>,
  25. <0xa0410100 0x100>;
  26. };
  27. L2: l2-cache {
  28. compatible = "arm,pl310-cache";
  29. reg = <0xa0412000 0x1000>;
  30. interrupts = <0 13 4>;
  31. cache-unified;
  32. cache-level = <2>;
  33. };
  34. pmu {
  35. compatible = "arm,cortex-a9-pmu";
  36. interrupts = <0 7 0x4>;
  37. };
  38. timer@a0410600 {
  39. compatible = "arm,cortex-a9-twd-timer";
  40. reg = <0xa0410600 0x20>;
  41. interrupts = <1 13 0x304>;
  42. };
  43. rtc@80154000 {
  44. compatible = "stericsson,db8500-rtc";
  45. reg = <0x80154000 0x1000>;
  46. interrupts = <0 18 0x4>;
  47. };
  48. gpio0: gpio@8012e000 {
  49. compatible = "stericsson,db8500-gpio",
  50. "stmicroelectronics,nomadik-gpio";
  51. reg = <0x8012e000 0x80>;
  52. interrupts = <0 119 0x4>;
  53. supports-sleepmode;
  54. gpio-controller;
  55. };
  56. gpio1: gpio@8012e080 {
  57. compatible = "stericsson,db8500-gpio",
  58. "stmicroelectronics,nomadik-gpio";
  59. reg = <0x8012e080 0x80>;
  60. interrupts = <0 120 0x4>;
  61. supports-sleepmode;
  62. gpio-controller;
  63. };
  64. gpio2: gpio@8000e000 {
  65. compatible = "stericsson,db8500-gpio",
  66. "stmicroelectronics,nomadik-gpio";
  67. reg = <0x8000e000 0x80>;
  68. interrupts = <0 121 0x4>;
  69. supports-sleepmode;
  70. gpio-controller;
  71. };
  72. gpio3: gpio@8000e080 {
  73. compatible = "stericsson,db8500-gpio",
  74. "stmicroelectronics,nomadik-gpio";
  75. reg = <0x8000e080 0x80>;
  76. interrupts = <0 122 0x4>;
  77. supports-sleepmode;
  78. gpio-controller;
  79. };
  80. gpio4: gpio@8000e100 {
  81. compatible = "stericsson,db8500-gpio",
  82. "stmicroelectronics,nomadik-gpio";
  83. reg = <0x8000e100 0x80>;
  84. interrupts = <0 123 0x4>;
  85. supports-sleepmode;
  86. gpio-controller;
  87. };
  88. gpio5: gpio@8000e180 {
  89. compatible = "stericsson,db8500-gpio",
  90. "stmicroelectronics,nomadik-gpio";
  91. reg = <0x8000e180 0x80>;
  92. interrupts = <0 124 0x4>;
  93. supports-sleepmode;
  94. gpio-controller;
  95. };
  96. gpio6: gpio@8011e000 {
  97. compatible = "stericsson,db8500-gpio",
  98. "stmicroelectronics,nomadik-gpio";
  99. reg = <0x8011e000 0x80>;
  100. interrupts = <0 125 0x4>;
  101. supports-sleepmode;
  102. gpio-controller;
  103. };
  104. gpio7: gpio@8011e080 {
  105. compatible = "stericsson,db8500-gpio",
  106. "stmicroelectronics,nomadik-gpio";
  107. reg = <0x8011e080 0x80>;
  108. interrupts = <0 126 0x4>;
  109. supports-sleepmode;
  110. gpio-controller;
  111. };
  112. gpio8: gpio@a03fe000 {
  113. compatible = "stericsson,db8500-gpio",
  114. "stmicroelectronics,nomadik-gpio";
  115. reg = <0xa03fe000 0x80>;
  116. interrupts = <0 127 0x4>;
  117. supports-sleepmode;
  118. gpio-controller;
  119. };
  120. usb@a03e0000 {
  121. compatible = "stericsson,db8500-musb",
  122. "mentor,musb";
  123. reg = <0xa03e0000 0x10000>;
  124. interrupts = <0 23 0x4>;
  125. };
  126. dma-controller@801C0000 {
  127. compatible = "stericsson,db8500-dma40",
  128. "stericsson,dma40";
  129. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  130. interrupts = <0 25 0x4>;
  131. };
  132. prcmu@80157000 {
  133. compatible = "stericsson,db8500-prcmu";
  134. reg = <0x80157000 0x1000>;
  135. interrupts = <46 47>;
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. ab8500@5 {
  139. compatible = "stericsson,ab8500";
  140. reg = <5>; /* mailbox 5 is i2c */
  141. interrupts = <0 40 0x4>;
  142. };
  143. };
  144. i2c@80004000 {
  145. compatible = "stericsson,db8500-i2c", "stmicroelectronics,nomadik-i2c";
  146. reg = <0x80004000 0x1000>;
  147. interrupts = <0 21 0x4>;
  148. #address-cells = <1>;
  149. #size-cells = <0>;
  150. };
  151. i2c@80122000 {
  152. compatible = "stericsson,db8500-i2c", "stmicroelectronics,nomadik-i2c";
  153. reg = <0x80122000 0x1000>;
  154. interrupts = <0 22 0x4>;
  155. #address-cells = <1>;
  156. #size-cells = <0>;
  157. };
  158. i2c@80128000 {
  159. compatible = "stericsson,db8500-i2c", "stmicroelectronics,nomadik-i2c";
  160. reg = <0x80128000 0x1000>;
  161. interrupts = <0 55 0x4>;
  162. #address-cells = <1>;
  163. #size-cells = <0>;
  164. };
  165. i2c@80110000 {
  166. compatible = "stericsson,db8500-i2c", "stmicroelectronics,nomadik-i2c";
  167. reg = <0x80110000 0x1000>;
  168. interrupts = <0 12 0x4>;
  169. #address-cells = <1>;
  170. #size-cells = <0>;
  171. };
  172. i2c@8012a000 {
  173. compatible = "stericsson,db8500-i2c", "stmicroelectronics,nomadik-i2c";
  174. reg = <0x8012a000 0x1000>;
  175. interrupts = <0 51 0x4>;
  176. #address-cells = <1>;
  177. #size-cells = <0>;
  178. };
  179. ssp@80002000 {
  180. compatible = "arm,pl022", "arm,primecell";
  181. reg = <80002000 0x1000>;
  182. interrupts = <0 14 0x4>;
  183. #address-cells = <1>;
  184. #size-cells = <0>;
  185. status = "disabled";
  186. // Add one of these for each child device
  187. cs-gpios = <&gpio0 31 &gpio4 14 &gpio4 16 &gpio6 22 &gpio7 0>;
  188. };
  189. uart@80120000 {
  190. compatible = "arm,pl011", "arm,primecell";
  191. reg = <0x80120000 0x1000>;
  192. interrupts = <0 11 0x4>;
  193. status = "disabled";
  194. };
  195. uart@80121000 {
  196. compatible = "arm,pl011", "arm,primecell";
  197. reg = <0x80121000 0x1000>;
  198. interrupts = <0 19 0x4>;
  199. status = "disabled";
  200. };
  201. uart@80007000 {
  202. compatible = "arm,pl011", "arm,primecell";
  203. reg = <0x80007000 0x1000>;
  204. interrupts = <0 26 0x4>;
  205. status = "disabled";
  206. };
  207. sdi@80126000 {
  208. compatible = "arm,pl18x", "arm,primecell";
  209. reg = <0x80126000 0x1000>;
  210. interrupts = <0 60 0x4>;
  211. status = "disabled";
  212. };
  213. sdi@80118000 {
  214. compatible = "arm,pl18x", "arm,primecell";
  215. reg = <0x80118000 0x1000>;
  216. interrupts = <0 50 0x4>;
  217. status = "disabled";
  218. };
  219. sdi@80005000 {
  220. compatible = "arm,pl18x", "arm,primecell";
  221. reg = <0x80005000 0x1000>;
  222. interrupts = <0 41 0x4>;
  223. status = "disabled";
  224. };
  225. sdi@80119000 {
  226. compatible = "arm,pl18x", "arm,primecell";
  227. reg = <0x80119000 0x1000>;
  228. interrupts = <0 59 0x4>;
  229. status = "disabled";
  230. };
  231. sdi@80114000 {
  232. compatible = "arm,pl18x", "arm,primecell";
  233. reg = <0x80114000 0x1000>;
  234. interrupts = <0 99 0x4>;
  235. status = "disabled";
  236. };
  237. sdi@80008000 {
  238. compatible = "arm,pl18x", "arm,primecell";
  239. reg = <0x80114000 0x1000>;
  240. interrupts = <0 100 0x4>;
  241. status = "disabled";
  242. };
  243. };
  244. };