dma-mapping.h 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. #ifndef ASMARM_DMA_MAPPING_H
  2. #define ASMARM_DMA_MAPPING_H
  3. #ifdef __KERNEL__
  4. #include <linux/mm_types.h>
  5. #include <linux/scatterlist.h>
  6. #include <linux/dma-attrs.h>
  7. #include <linux/dma-debug.h>
  8. #include <asm-generic/dma-coherent.h>
  9. #include <asm/memory.h>
  10. #include <asm/cacheflush.h>
  11. #define DMA_ERROR_CODE (~0)
  12. extern struct dma_map_ops arm_dma_ops;
  13. extern struct dma_map_ops arm_coherent_dma_ops;
  14. static inline struct dma_map_ops *get_dma_ops(struct device *dev)
  15. {
  16. if (dev && dev->archdata.dma_ops)
  17. return dev->archdata.dma_ops;
  18. return &arm_dma_ops;
  19. }
  20. static inline void set_dma_ops(struct device *dev, struct dma_map_ops *ops)
  21. {
  22. BUG_ON(!dev);
  23. dev->archdata.dma_ops = ops;
  24. }
  25. #include <asm-generic/dma-mapping-common.h>
  26. static inline int dma_set_mask(struct device *dev, u64 mask)
  27. {
  28. return get_dma_ops(dev)->set_dma_mask(dev, mask);
  29. }
  30. #ifdef __arch_page_to_dma
  31. #error Please update to __arch_pfn_to_dma
  32. #endif
  33. /*
  34. * dma_to_pfn/pfn_to_dma/dma_to_virt/virt_to_dma are architecture private
  35. * functions used internally by the DMA-mapping API to provide DMA
  36. * addresses. They must not be used by drivers.
  37. */
  38. #ifndef __arch_pfn_to_dma
  39. static inline dma_addr_t pfn_to_dma(struct device *dev, unsigned long pfn)
  40. {
  41. return (dma_addr_t)__pfn_to_bus(pfn);
  42. }
  43. static inline unsigned long dma_to_pfn(struct device *dev, dma_addr_t addr)
  44. {
  45. return __bus_to_pfn(addr);
  46. }
  47. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  48. {
  49. return (void *)__bus_to_virt((unsigned long)addr);
  50. }
  51. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  52. {
  53. return (dma_addr_t)__virt_to_bus((unsigned long)(addr));
  54. }
  55. #else
  56. static inline dma_addr_t pfn_to_dma(struct device *dev, unsigned long pfn)
  57. {
  58. return __arch_pfn_to_dma(dev, pfn);
  59. }
  60. static inline unsigned long dma_to_pfn(struct device *dev, dma_addr_t addr)
  61. {
  62. return __arch_dma_to_pfn(dev, addr);
  63. }
  64. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  65. {
  66. return __arch_dma_to_virt(dev, addr);
  67. }
  68. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  69. {
  70. return __arch_virt_to_dma(dev, addr);
  71. }
  72. #endif
  73. static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
  74. {
  75. unsigned int offset = paddr & ~PAGE_MASK;
  76. return pfn_to_dma(dev, __phys_to_pfn(paddr)) + offset;
  77. }
  78. static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t dev_addr)
  79. {
  80. unsigned int offset = dev_addr & ~PAGE_MASK;
  81. return __pfn_to_phys(dma_to_pfn(dev, dev_addr)) + offset;
  82. }
  83. static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
  84. {
  85. u64 limit, mask;
  86. if (dev->dma_mask)
  87. mask = *dev->dma_mask;
  88. else
  89. mask = dev->coherent_dma_mask;
  90. if (mask == 0)
  91. return 0;
  92. limit = (mask + 1) & ~mask;
  93. if (limit && size > limit)
  94. return 0;
  95. if ((addr | (addr + size - 1)) & ~mask)
  96. return 0;
  97. return 1;
  98. }
  99. static inline void dma_mark_clean(void *addr, size_t size) { }
  100. /*
  101. * DMA errors are defined by all-bits-set in the DMA address.
  102. */
  103. static inline int dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
  104. {
  105. debug_dma_mapping_error(dev, dma_addr);
  106. return dma_addr == DMA_ERROR_CODE;
  107. }
  108. /*
  109. * Dummy noncoherent implementation. We don't provide a dma_cache_sync
  110. * function so drivers using this API are highlighted with build warnings.
  111. */
  112. static inline void *dma_alloc_noncoherent(struct device *dev, size_t size,
  113. dma_addr_t *handle, gfp_t gfp)
  114. {
  115. return NULL;
  116. }
  117. static inline void dma_free_noncoherent(struct device *dev, size_t size,
  118. void *cpu_addr, dma_addr_t handle)
  119. {
  120. }
  121. extern int dma_supported(struct device *dev, u64 mask);
  122. extern int arm_dma_set_mask(struct device *dev, u64 dma_mask);
  123. /**
  124. * arm_dma_alloc - allocate consistent memory for DMA
  125. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  126. * @size: required memory size
  127. * @handle: bus-specific DMA address
  128. * @attrs: optinal attributes that specific mapping properties
  129. *
  130. * Allocate some memory for a device for performing DMA. This function
  131. * allocates pages, and will return the CPU-viewed address, and sets @handle
  132. * to be the device-viewed address.
  133. */
  134. extern void *arm_dma_alloc(struct device *dev, size_t size, dma_addr_t *handle,
  135. gfp_t gfp, struct dma_attrs *attrs);
  136. #define dma_alloc_coherent(d, s, h, f) dma_alloc_attrs(d, s, h, f, NULL)
  137. static inline void *dma_alloc_attrs(struct device *dev, size_t size,
  138. dma_addr_t *dma_handle, gfp_t flag,
  139. struct dma_attrs *attrs)
  140. {
  141. struct dma_map_ops *ops = get_dma_ops(dev);
  142. void *cpu_addr;
  143. BUG_ON(!ops);
  144. cpu_addr = ops->alloc(dev, size, dma_handle, flag, attrs);
  145. debug_dma_alloc_coherent(dev, size, *dma_handle, cpu_addr);
  146. return cpu_addr;
  147. }
  148. /**
  149. * arm_dma_free - free memory allocated by arm_dma_alloc
  150. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  151. * @size: size of memory originally requested in dma_alloc_coherent
  152. * @cpu_addr: CPU-view address returned from dma_alloc_coherent
  153. * @handle: device-view address returned from dma_alloc_coherent
  154. * @attrs: optinal attributes that specific mapping properties
  155. *
  156. * Free (and unmap) a DMA buffer previously allocated by
  157. * arm_dma_alloc().
  158. *
  159. * References to memory and mappings associated with cpu_addr/handle
  160. * during and after this call executing are illegal.
  161. */
  162. extern void arm_dma_free(struct device *dev, size_t size, void *cpu_addr,
  163. dma_addr_t handle, struct dma_attrs *attrs);
  164. #define dma_free_coherent(d, s, c, h) dma_free_attrs(d, s, c, h, NULL)
  165. static inline void dma_free_attrs(struct device *dev, size_t size,
  166. void *cpu_addr, dma_addr_t dma_handle,
  167. struct dma_attrs *attrs)
  168. {
  169. struct dma_map_ops *ops = get_dma_ops(dev);
  170. BUG_ON(!ops);
  171. debug_dma_free_coherent(dev, size, cpu_addr, dma_handle);
  172. ops->free(dev, size, cpu_addr, dma_handle, attrs);
  173. }
  174. /**
  175. * arm_dma_mmap - map a coherent DMA allocation into user space
  176. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  177. * @vma: vm_area_struct describing requested user mapping
  178. * @cpu_addr: kernel CPU-view address returned from dma_alloc_coherent
  179. * @handle: device-view address returned from dma_alloc_coherent
  180. * @size: size of memory originally requested in dma_alloc_coherent
  181. * @attrs: optinal attributes that specific mapping properties
  182. *
  183. * Map a coherent DMA buffer previously allocated by dma_alloc_coherent
  184. * into user space. The coherent DMA buffer must not be freed by the
  185. * driver until the user space mapping has been released.
  186. */
  187. extern int arm_dma_mmap(struct device *dev, struct vm_area_struct *vma,
  188. void *cpu_addr, dma_addr_t dma_addr, size_t size,
  189. struct dma_attrs *attrs);
  190. static inline void *dma_alloc_writecombine(struct device *dev, size_t size,
  191. dma_addr_t *dma_handle, gfp_t flag)
  192. {
  193. DEFINE_DMA_ATTRS(attrs);
  194. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
  195. return dma_alloc_attrs(dev, size, dma_handle, flag, &attrs);
  196. }
  197. static inline void dma_free_writecombine(struct device *dev, size_t size,
  198. void *cpu_addr, dma_addr_t dma_handle)
  199. {
  200. DEFINE_DMA_ATTRS(attrs);
  201. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
  202. return dma_free_attrs(dev, size, cpu_addr, dma_handle, &attrs);
  203. }
  204. /*
  205. * This can be called during early boot to increase the size of the atomic
  206. * coherent DMA pool above the default value of 256KiB. It must be called
  207. * before postcore_initcall.
  208. */
  209. extern void __init init_dma_coherent_pool_size(unsigned long size);
  210. /*
  211. * For SA-1111, IXP425, and ADI systems the dma-mapping functions are "magic"
  212. * and utilize bounce buffers as needed to work around limited DMA windows.
  213. *
  214. * On the SA-1111, a bug limits DMA to only certain regions of RAM.
  215. * On the IXP425, the PCI inbound window is 64MB (256MB total RAM)
  216. * On some ADI engineering systems, PCI inbound window is 32MB (12MB total RAM)
  217. *
  218. * The following are helper functions used by the dmabounce subystem
  219. *
  220. */
  221. /**
  222. * dmabounce_register_dev
  223. *
  224. * @dev: valid struct device pointer
  225. * @small_buf_size: size of buffers to use with small buffer pool
  226. * @large_buf_size: size of buffers to use with large buffer pool (can be 0)
  227. * @needs_bounce_fn: called to determine whether buffer needs bouncing
  228. *
  229. * This function should be called by low-level platform code to register
  230. * a device as requireing DMA buffer bouncing. The function will allocate
  231. * appropriate DMA pools for the device.
  232. */
  233. extern int dmabounce_register_dev(struct device *, unsigned long,
  234. unsigned long, int (*)(struct device *, dma_addr_t, size_t));
  235. /**
  236. * dmabounce_unregister_dev
  237. *
  238. * @dev: valid struct device pointer
  239. *
  240. * This function should be called by low-level platform code when device
  241. * that was previously registered with dmabounce_register_dev is removed
  242. * from the system.
  243. *
  244. */
  245. extern void dmabounce_unregister_dev(struct device *);
  246. /*
  247. * The scatter list versions of the above methods.
  248. */
  249. extern int arm_dma_map_sg(struct device *, struct scatterlist *, int,
  250. enum dma_data_direction, struct dma_attrs *attrs);
  251. extern void arm_dma_unmap_sg(struct device *, struct scatterlist *, int,
  252. enum dma_data_direction, struct dma_attrs *attrs);
  253. extern void arm_dma_sync_sg_for_cpu(struct device *, struct scatterlist *, int,
  254. enum dma_data_direction);
  255. extern void arm_dma_sync_sg_for_device(struct device *, struct scatterlist *, int,
  256. enum dma_data_direction);
  257. extern int arm_dma_get_sgtable(struct device *dev, struct sg_table *sgt,
  258. void *cpu_addr, dma_addr_t dma_addr, size_t size,
  259. struct dma_attrs *attrs);
  260. #endif /* __KERNEL__ */
  261. #endif