map.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107
  1. /* linux/arch/arm/mach-s5p6440/include/mach/map.h
  2. *
  3. * Copyright (c) 2009 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. *
  6. * S5P6440 - Memory map definitions
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __ASM_ARCH_MAP_H
  13. #define __ASM_ARCH_MAP_H __FILE__
  14. #include <plat/map-base.h>
  15. /* Chip ID */
  16. #define S5P6440_PA_CHIPID (0xE0000000)
  17. #define S5P_PA_CHIPID S5P6440_PA_CHIPID
  18. #define S5P_VA_CHIPID S3C_ADDR(0x00700000)
  19. /* SYSCON */
  20. #define S5P6440_PA_SYSCON (0xE0100000)
  21. #define S5P_PA_SYSCON S5P6440_PA_SYSCON
  22. #define S5P_VA_SYSCON S3C_VA_SYS
  23. #define S5P6440_PA_CLK (S5P6440_PA_SYSCON + 0x0)
  24. #define S5P_PA_CLK S5P6440_PA_CLK
  25. #define S5P_VA_CLK (S5P_VA_SYSCON + 0x0)
  26. /* GPIO */
  27. #define S5P6440_PA_GPIO (0xE0308000)
  28. #define S5P_PA_GPIO S5P6440_PA_GPIO
  29. #define S5P_VA_GPIO S3C_ADDR(0x00500000)
  30. /* VIC0 */
  31. #define S5P6440_PA_VIC0 (0xE4000000)
  32. #define S5P_PA_VIC0 S5P6440_PA_VIC0
  33. #define S5P_VA_VIC0 (S3C_VA_IRQ + 0x0)
  34. #define VA_VIC0 S5P_VA_VIC0
  35. /* VIC1 */
  36. #define S5P6440_PA_VIC1 (0xE4100000)
  37. #define S5P_PA_VIC1 S5P6440_PA_VIC1
  38. #define S5P_VA_VIC1 (S3C_VA_IRQ + 0x10000)
  39. #define VA_VIC1 S5P_VA_VIC1
  40. /* Timer */
  41. #define S5P6440_PA_TIMER (0xEA000000)
  42. #define S5P_PA_TIMER S5P6440_PA_TIMER
  43. #define S5P_VA_TIMER S3C_VA_TIMER
  44. /* RTC */
  45. #define S5P6440_PA_RTC (0xEA100000)
  46. #define S5P_PA_RTC S5P6440_PA_RTC
  47. #define S5P_VA_RTC S3C_ADDR(0x00600000)
  48. /* WDT */
  49. #define S5P6440_PA_WDT (0xEA200000)
  50. #define S5P_PA_WDT S5P6440_PA_WDT
  51. #define S5p_VA_WDT S3C_VA_WATCHDOG
  52. /* UART */
  53. #define S5P6440_PA_UART (0xEC000000)
  54. #define S5P_PA_UART S5P6440_PA_UART
  55. #define S5P_VA_UART S3C_VA_UART
  56. /* HS USB OtG */
  57. #define S5P6440_PA_HSOTG (0xED100000)
  58. /* HSMMC */
  59. #define S5P6440_PA_HSMMC0 (0xED800000)
  60. #define S5P6440_PA_HSMMC1 (0xED900000)
  61. #define S5P6440_PA_HSMMC2 (0xEDA00000)
  62. #define S5P_PA_UART0 (S5P_PA_UART + 0x0)
  63. #define S5P_PA_UART1 (S5P_PA_UART + 0x400)
  64. #define S5P_PA_UART2 (S5P_PA_UART + 0x800)
  65. #define S5P_PA_UART3 (S5P_PA_UART + 0xC00)
  66. #define S5P_UART_OFFSET (0x400)
  67. #define S5P_VA_UARTx(x) (S5P_VA_UART + (S5P_PA_UART & 0xfffff) \
  68. + ((x) * S5P_UART_OFFSET))
  69. #define S5P_VA_UART0 S5P_VA_UARTx(0)
  70. #define S5P_VA_UART1 S5P_VA_UARTx(1)
  71. #define S5P_VA_UART2 S5P_VA_UARTx(2)
  72. #define S5P_VA_UART3 S5P_VA_UARTx(3)
  73. #define S5P_SZ_UART SZ_256
  74. /* I2C */
  75. #define S5P6440_PA_IIC0 (0xEC104000)
  76. #define S5P_PA_IIC0 S5P6440_PA_IIC0
  77. #define S5p_VA_IIC0 S3C_ADDR(0x00700000)
  78. /* SDRAM */
  79. #define S5P6440_PA_SDRAM (0x20000000)
  80. #define S5P_PA_SDRAM S5P6440_PA_SDRAM
  81. /* compatibiltiy defines. */
  82. #define S3C_PA_UART S5P_PA_UART
  83. #define S3C_UART_OFFSET S5P_UART_OFFSET
  84. #define S3C_PA_TIMER S5P_PA_TIMER
  85. #define S3C_PA_IIC S5P_PA_IIC0
  86. #endif /* __ASM_ARCH_MAP_H */