nouveau_drm.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include <linux/console.h>
  25. #include <linux/module.h>
  26. #include <linux/pci.h>
  27. #include <core/device.h>
  28. #include <core/client.h>
  29. #include <core/gpuobj.h>
  30. #include <core/class.h>
  31. #include <engine/device.h>
  32. #include <engine/disp.h>
  33. #include <engine/fifo.h>
  34. #include <subdev/vm.h>
  35. #include "nouveau_drm.h"
  36. #include "nouveau_dma.h"
  37. #include "nouveau_ttm.h"
  38. #include "nouveau_gem.h"
  39. #include "nouveau_agp.h"
  40. #include "nouveau_vga.h"
  41. #include "nouveau_pm.h"
  42. #include "nouveau_acpi.h"
  43. #include "nouveau_bios.h"
  44. #include "nouveau_ioctl.h"
  45. #include "nouveau_abi16.h"
  46. #include "nouveau_fbcon.h"
  47. #include "nouveau_fence.h"
  48. #include "nouveau_debugfs.h"
  49. MODULE_PARM_DESC(config, "option string to pass to driver core");
  50. static char *nouveau_config;
  51. module_param_named(config, nouveau_config, charp, 0400);
  52. MODULE_PARM_DESC(debug, "debug string to pass to driver core");
  53. static char *nouveau_debug;
  54. module_param_named(debug, nouveau_debug, charp, 0400);
  55. MODULE_PARM_DESC(noaccel, "disable kernel/abi16 acceleration");
  56. static int nouveau_noaccel = 0;
  57. module_param_named(noaccel, nouveau_noaccel, int, 0400);
  58. MODULE_PARM_DESC(modeset, "enable driver (default: auto, "
  59. "0 = disabled, 1 = enabled, 2 = headless)");
  60. int nouveau_modeset = -1;
  61. module_param_named(modeset, nouveau_modeset, int, 0400);
  62. static struct drm_driver driver;
  63. static int
  64. nouveau_drm_vblank_handler(struct nouveau_eventh *event, int head)
  65. {
  66. struct nouveau_drm *drm =
  67. container_of(event, struct nouveau_drm, vblank[head]);
  68. drm_handle_vblank(drm->dev, head);
  69. return NVKM_EVENT_KEEP;
  70. }
  71. static int
  72. nouveau_drm_vblank_enable(struct drm_device *dev, int head)
  73. {
  74. struct nouveau_drm *drm = nouveau_drm(dev);
  75. struct nouveau_disp *pdisp = nouveau_disp(drm->device);
  76. if (WARN_ON_ONCE(head > ARRAY_SIZE(drm->vblank)))
  77. return -EIO;
  78. WARN_ON_ONCE(drm->vblank[head].func);
  79. drm->vblank[head].func = nouveau_drm_vblank_handler;
  80. nouveau_event_get(pdisp->vblank, head, &drm->vblank[head]);
  81. return 0;
  82. }
  83. static void
  84. nouveau_drm_vblank_disable(struct drm_device *dev, int head)
  85. {
  86. struct nouveau_drm *drm = nouveau_drm(dev);
  87. struct nouveau_disp *pdisp = nouveau_disp(drm->device);
  88. if (drm->vblank[head].func)
  89. nouveau_event_put(pdisp->vblank, head, &drm->vblank[head]);
  90. else
  91. WARN_ON_ONCE(1);
  92. drm->vblank[head].func = NULL;
  93. }
  94. static u64
  95. nouveau_name(struct pci_dev *pdev)
  96. {
  97. u64 name = (u64)pci_domain_nr(pdev->bus) << 32;
  98. name |= pdev->bus->number << 16;
  99. name |= PCI_SLOT(pdev->devfn) << 8;
  100. return name | PCI_FUNC(pdev->devfn);
  101. }
  102. static int
  103. nouveau_cli_create(struct pci_dev *pdev, const char *name,
  104. int size, void **pcli)
  105. {
  106. struct nouveau_cli *cli;
  107. int ret;
  108. *pcli = NULL;
  109. ret = nouveau_client_create_(name, nouveau_name(pdev), nouveau_config,
  110. nouveau_debug, size, pcli);
  111. cli = *pcli;
  112. if (ret) {
  113. if (cli)
  114. nouveau_client_destroy(&cli->base);
  115. *pcli = NULL;
  116. return ret;
  117. }
  118. mutex_init(&cli->mutex);
  119. return 0;
  120. }
  121. static void
  122. nouveau_cli_destroy(struct nouveau_cli *cli)
  123. {
  124. struct nouveau_object *client = nv_object(cli);
  125. nouveau_vm_ref(NULL, &cli->base.vm, NULL);
  126. nouveau_client_fini(&cli->base, false);
  127. atomic_set(&client->refcount, 1);
  128. nouveau_object_ref(NULL, &client);
  129. }
  130. static void
  131. nouveau_accel_fini(struct nouveau_drm *drm)
  132. {
  133. nouveau_gpuobj_ref(NULL, &drm->notify);
  134. nouveau_channel_del(&drm->channel);
  135. nouveau_channel_del(&drm->cechan);
  136. if (drm->fence)
  137. nouveau_fence(drm)->dtor(drm);
  138. }
  139. static void
  140. nouveau_accel_init(struct nouveau_drm *drm)
  141. {
  142. struct nouveau_device *device = nv_device(drm->device);
  143. struct nouveau_object *object;
  144. u32 arg0, arg1;
  145. int ret;
  146. if (nouveau_noaccel || !nouveau_fifo(device) /*XXX*/)
  147. return;
  148. /* initialise synchronisation routines */
  149. if (device->card_type < NV_10) ret = nv04_fence_create(drm);
  150. else if (device->chipset < 0x17) ret = nv10_fence_create(drm);
  151. else if (device->card_type < NV_50) ret = nv17_fence_create(drm);
  152. else if (device->chipset < 0x84) ret = nv50_fence_create(drm);
  153. else if (device->card_type < NV_C0) ret = nv84_fence_create(drm);
  154. else ret = nvc0_fence_create(drm);
  155. if (ret) {
  156. NV_ERROR(drm, "failed to initialise sync subsystem, %d\n", ret);
  157. nouveau_accel_fini(drm);
  158. return;
  159. }
  160. if (device->card_type >= NV_E0) {
  161. ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE,
  162. NVDRM_CHAN + 1,
  163. NVE0_CHANNEL_IND_ENGINE_CE0 |
  164. NVE0_CHANNEL_IND_ENGINE_CE1, 0,
  165. &drm->cechan);
  166. if (ret)
  167. NV_ERROR(drm, "failed to create ce channel, %d\n", ret);
  168. arg0 = NVE0_CHANNEL_IND_ENGINE_GR;
  169. arg1 = 1;
  170. } else {
  171. arg0 = NvDmaFB;
  172. arg1 = NvDmaTT;
  173. }
  174. ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE, NVDRM_CHAN,
  175. arg0, arg1, &drm->channel);
  176. if (ret) {
  177. NV_ERROR(drm, "failed to create kernel channel, %d\n", ret);
  178. nouveau_accel_fini(drm);
  179. return;
  180. }
  181. if (device->card_type < NV_C0) {
  182. ret = nouveau_gpuobj_new(drm->device, NULL, 32, 0, 0,
  183. &drm->notify);
  184. if (ret) {
  185. NV_ERROR(drm, "failed to allocate notifier, %d\n", ret);
  186. nouveau_accel_fini(drm);
  187. return;
  188. }
  189. ret = nouveau_object_new(nv_object(drm),
  190. drm->channel->handle, NvNotify0,
  191. 0x003d, &(struct nv_dma_class) {
  192. .flags = NV_DMA_TARGET_VRAM |
  193. NV_DMA_ACCESS_RDWR,
  194. .start = drm->notify->addr,
  195. .limit = drm->notify->addr + 31
  196. }, sizeof(struct nv_dma_class),
  197. &object);
  198. if (ret) {
  199. nouveau_accel_fini(drm);
  200. return;
  201. }
  202. }
  203. nouveau_bo_move_init(drm);
  204. }
  205. static int nouveau_drm_probe(struct pci_dev *pdev,
  206. const struct pci_device_id *pent)
  207. {
  208. struct nouveau_device *device;
  209. struct apertures_struct *aper;
  210. bool boot = false;
  211. int ret;
  212. /* remove conflicting drivers (vesafb, efifb etc) */
  213. aper = alloc_apertures(3);
  214. if (!aper)
  215. return -ENOMEM;
  216. aper->ranges[0].base = pci_resource_start(pdev, 1);
  217. aper->ranges[0].size = pci_resource_len(pdev, 1);
  218. aper->count = 1;
  219. if (pci_resource_len(pdev, 2)) {
  220. aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
  221. aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
  222. aper->count++;
  223. }
  224. if (pci_resource_len(pdev, 3)) {
  225. aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
  226. aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
  227. aper->count++;
  228. }
  229. #ifdef CONFIG_X86
  230. boot = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
  231. #endif
  232. remove_conflicting_framebuffers(aper, "nouveaufb", boot);
  233. kfree(aper);
  234. ret = nouveau_device_create(pdev, nouveau_name(pdev), pci_name(pdev),
  235. nouveau_config, nouveau_debug, &device);
  236. if (ret)
  237. return ret;
  238. pci_set_master(pdev);
  239. ret = drm_get_pci_dev(pdev, pent, &driver);
  240. if (ret) {
  241. nouveau_object_ref(NULL, (struct nouveau_object **)&device);
  242. return ret;
  243. }
  244. return 0;
  245. }
  246. static int
  247. nouveau_drm_load(struct drm_device *dev, unsigned long flags)
  248. {
  249. struct pci_dev *pdev = dev->pdev;
  250. struct nouveau_device *device;
  251. struct nouveau_drm *drm;
  252. int ret;
  253. ret = nouveau_cli_create(pdev, "DRM", sizeof(*drm), (void**)&drm);
  254. if (ret)
  255. return ret;
  256. dev->dev_private = drm;
  257. drm->dev = dev;
  258. INIT_LIST_HEAD(&drm->clients);
  259. spin_lock_init(&drm->tile.lock);
  260. /* make sure AGP controller is in a consistent state before we
  261. * (possibly) execute vbios init tables (see nouveau_agp.h)
  262. */
  263. if (drm_pci_device_is_agp(dev) && dev->agp) {
  264. /* dummy device object, doesn't init anything, but allows
  265. * agp code access to registers
  266. */
  267. ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT,
  268. NVDRM_DEVICE, 0x0080,
  269. &(struct nv_device_class) {
  270. .device = ~0,
  271. .disable =
  272. ~(NV_DEVICE_DISABLE_MMIO |
  273. NV_DEVICE_DISABLE_IDENTIFY),
  274. .debug0 = ~0,
  275. }, sizeof(struct nv_device_class),
  276. &drm->device);
  277. if (ret)
  278. goto fail_device;
  279. nouveau_agp_reset(drm);
  280. nouveau_object_del(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE);
  281. }
  282. ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE,
  283. 0x0080, &(struct nv_device_class) {
  284. .device = ~0,
  285. .disable = 0,
  286. .debug0 = 0,
  287. }, sizeof(struct nv_device_class),
  288. &drm->device);
  289. if (ret)
  290. goto fail_device;
  291. /* workaround an odd issue on nvc1 by disabling the device's
  292. * nosnoop capability. hopefully won't cause issues until a
  293. * better fix is found - assuming there is one...
  294. */
  295. device = nv_device(drm->device);
  296. if (nv_device(drm->device)->chipset == 0xc1)
  297. nv_mask(device, 0x00088080, 0x00000800, 0x00000000);
  298. nouveau_vga_init(drm);
  299. nouveau_agp_init(drm);
  300. if (device->card_type >= NV_50) {
  301. ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
  302. 0x1000, &drm->client.base.vm);
  303. if (ret)
  304. goto fail_device;
  305. }
  306. ret = nouveau_ttm_init(drm);
  307. if (ret)
  308. goto fail_ttm;
  309. ret = nouveau_bios_init(dev);
  310. if (ret)
  311. goto fail_bios;
  312. ret = nouveau_display_create(dev);
  313. if (ret)
  314. goto fail_dispctor;
  315. if (dev->mode_config.num_crtc) {
  316. ret = nouveau_display_init(dev);
  317. if (ret)
  318. goto fail_dispinit;
  319. }
  320. nouveau_pm_init(dev);
  321. nouveau_accel_init(drm);
  322. nouveau_fbcon_init(dev);
  323. return 0;
  324. fail_dispinit:
  325. nouveau_display_destroy(dev);
  326. fail_dispctor:
  327. nouveau_bios_takedown(dev);
  328. fail_bios:
  329. nouveau_ttm_fini(drm);
  330. fail_ttm:
  331. nouveau_agp_fini(drm);
  332. nouveau_vga_fini(drm);
  333. fail_device:
  334. nouveau_cli_destroy(&drm->client);
  335. return ret;
  336. }
  337. static int
  338. nouveau_drm_unload(struct drm_device *dev)
  339. {
  340. struct nouveau_drm *drm = nouveau_drm(dev);
  341. nouveau_fbcon_fini(dev);
  342. nouveau_accel_fini(drm);
  343. nouveau_pm_fini(dev);
  344. if (dev->mode_config.num_crtc)
  345. nouveau_display_fini(dev);
  346. nouveau_display_destroy(dev);
  347. nouveau_bios_takedown(dev);
  348. nouveau_ttm_fini(drm);
  349. nouveau_agp_fini(drm);
  350. nouveau_vga_fini(drm);
  351. nouveau_cli_destroy(&drm->client);
  352. return 0;
  353. }
  354. static void
  355. nouveau_drm_remove(struct pci_dev *pdev)
  356. {
  357. struct drm_device *dev = pci_get_drvdata(pdev);
  358. struct nouveau_drm *drm = nouveau_drm(dev);
  359. struct nouveau_object *device;
  360. device = drm->client.base.device;
  361. drm_put_dev(dev);
  362. nouveau_object_ref(NULL, &device);
  363. nouveau_object_debug();
  364. }
  365. static int
  366. nouveau_do_suspend(struct drm_device *dev)
  367. {
  368. struct nouveau_drm *drm = nouveau_drm(dev);
  369. struct nouveau_cli *cli;
  370. int ret;
  371. if (dev->mode_config.num_crtc) {
  372. NV_INFO(drm, "suspending fbcon...\n");
  373. nouveau_fbcon_set_suspend(dev, 1);
  374. NV_INFO(drm, "suspending display...\n");
  375. ret = nouveau_display_suspend(dev);
  376. if (ret)
  377. return ret;
  378. }
  379. NV_INFO(drm, "evicting buffers...\n");
  380. ttm_bo_evict_mm(&drm->ttm.bdev, TTM_PL_VRAM);
  381. NV_INFO(drm, "waiting for kernel channels to go idle...\n");
  382. if (drm->cechan) {
  383. ret = nouveau_channel_idle(drm->cechan);
  384. if (ret)
  385. return ret;
  386. }
  387. if (drm->channel) {
  388. ret = nouveau_channel_idle(drm->channel);
  389. if (ret)
  390. return ret;
  391. }
  392. NV_INFO(drm, "suspending client object trees...\n");
  393. if (drm->fence && nouveau_fence(drm)->suspend) {
  394. if (!nouveau_fence(drm)->suspend(drm))
  395. return -ENOMEM;
  396. }
  397. list_for_each_entry(cli, &drm->clients, head) {
  398. ret = nouveau_client_fini(&cli->base, true);
  399. if (ret)
  400. goto fail_client;
  401. }
  402. NV_INFO(drm, "suspending kernel object tree...\n");
  403. ret = nouveau_client_fini(&drm->client.base, true);
  404. if (ret)
  405. goto fail_client;
  406. nouveau_agp_fini(drm);
  407. return 0;
  408. fail_client:
  409. list_for_each_entry_continue_reverse(cli, &drm->clients, head) {
  410. nouveau_client_init(&cli->base);
  411. }
  412. if (dev->mode_config.num_crtc) {
  413. NV_INFO(drm, "resuming display...\n");
  414. nouveau_display_resume(dev);
  415. }
  416. return ret;
  417. }
  418. int nouveau_pmops_suspend(struct device *dev)
  419. {
  420. struct pci_dev *pdev = to_pci_dev(dev);
  421. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  422. int ret;
  423. if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  424. return 0;
  425. ret = nouveau_do_suspend(drm_dev);
  426. if (ret)
  427. return ret;
  428. pci_save_state(pdev);
  429. pci_disable_device(pdev);
  430. pci_set_power_state(pdev, PCI_D3hot);
  431. return 0;
  432. }
  433. static int
  434. nouveau_do_resume(struct drm_device *dev)
  435. {
  436. struct nouveau_drm *drm = nouveau_drm(dev);
  437. struct nouveau_cli *cli;
  438. NV_INFO(drm, "re-enabling device...\n");
  439. nouveau_agp_reset(drm);
  440. NV_INFO(drm, "resuming kernel object tree...\n");
  441. nouveau_client_init(&drm->client.base);
  442. nouveau_agp_init(drm);
  443. NV_INFO(drm, "resuming client object trees...\n");
  444. if (drm->fence && nouveau_fence(drm)->resume)
  445. nouveau_fence(drm)->resume(drm);
  446. list_for_each_entry(cli, &drm->clients, head) {
  447. nouveau_client_init(&cli->base);
  448. }
  449. nouveau_run_vbios_init(dev);
  450. nouveau_pm_resume(dev);
  451. if (dev->mode_config.num_crtc) {
  452. NV_INFO(drm, "resuming display...\n");
  453. nouveau_display_resume(dev);
  454. }
  455. return 0;
  456. }
  457. int nouveau_pmops_resume(struct device *dev)
  458. {
  459. struct pci_dev *pdev = to_pci_dev(dev);
  460. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  461. int ret;
  462. if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  463. return 0;
  464. pci_set_power_state(pdev, PCI_D0);
  465. pci_restore_state(pdev);
  466. ret = pci_enable_device(pdev);
  467. if (ret)
  468. return ret;
  469. pci_set_master(pdev);
  470. return nouveau_do_resume(drm_dev);
  471. }
  472. static int nouveau_pmops_freeze(struct device *dev)
  473. {
  474. struct pci_dev *pdev = to_pci_dev(dev);
  475. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  476. return nouveau_do_suspend(drm_dev);
  477. }
  478. static int nouveau_pmops_thaw(struct device *dev)
  479. {
  480. struct pci_dev *pdev = to_pci_dev(dev);
  481. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  482. return nouveau_do_resume(drm_dev);
  483. }
  484. static int
  485. nouveau_drm_open(struct drm_device *dev, struct drm_file *fpriv)
  486. {
  487. struct pci_dev *pdev = dev->pdev;
  488. struct nouveau_drm *drm = nouveau_drm(dev);
  489. struct nouveau_cli *cli;
  490. char name[32], tmpname[TASK_COMM_LEN];
  491. int ret;
  492. get_task_comm(tmpname, current);
  493. snprintf(name, sizeof(name), "%s[%d]", tmpname, pid_nr(fpriv->pid));
  494. ret = nouveau_cli_create(pdev, name, sizeof(*cli), (void **)&cli);
  495. if (ret)
  496. return ret;
  497. if (nv_device(drm->device)->card_type >= NV_50) {
  498. ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
  499. 0x1000, &cli->base.vm);
  500. if (ret) {
  501. nouveau_cli_destroy(cli);
  502. return ret;
  503. }
  504. }
  505. fpriv->driver_priv = cli;
  506. mutex_lock(&drm->client.mutex);
  507. list_add(&cli->head, &drm->clients);
  508. mutex_unlock(&drm->client.mutex);
  509. return 0;
  510. }
  511. static void
  512. nouveau_drm_preclose(struct drm_device *dev, struct drm_file *fpriv)
  513. {
  514. struct nouveau_cli *cli = nouveau_cli(fpriv);
  515. struct nouveau_drm *drm = nouveau_drm(dev);
  516. if (cli->abi16)
  517. nouveau_abi16_fini(cli->abi16);
  518. mutex_lock(&drm->client.mutex);
  519. list_del(&cli->head);
  520. mutex_unlock(&drm->client.mutex);
  521. }
  522. static void
  523. nouveau_drm_postclose(struct drm_device *dev, struct drm_file *fpriv)
  524. {
  525. struct nouveau_cli *cli = nouveau_cli(fpriv);
  526. nouveau_cli_destroy(cli);
  527. }
  528. static struct drm_ioctl_desc
  529. nouveau_ioctls[] = {
  530. DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_UNLOCKED|DRM_AUTH),
  531. DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, nouveau_abi16_ioctl_setparam, DRM_UNLOCKED|DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
  532. DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_UNLOCKED|DRM_AUTH),
  533. DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_UNLOCKED|DRM_AUTH),
  534. DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_UNLOCKED|DRM_AUTH),
  535. DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_UNLOCKED|DRM_AUTH),
  536. DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_UNLOCKED|DRM_AUTH),
  537. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_UNLOCKED|DRM_AUTH),
  538. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_UNLOCKED|DRM_AUTH),
  539. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_UNLOCKED|DRM_AUTH),
  540. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_UNLOCKED|DRM_AUTH),
  541. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_UNLOCKED|DRM_AUTH),
  542. };
  543. static const struct file_operations
  544. nouveau_driver_fops = {
  545. .owner = THIS_MODULE,
  546. .open = drm_open,
  547. .release = drm_release,
  548. .unlocked_ioctl = drm_ioctl,
  549. .mmap = nouveau_ttm_mmap,
  550. .poll = drm_poll,
  551. .fasync = drm_fasync,
  552. .read = drm_read,
  553. #if defined(CONFIG_COMPAT)
  554. .compat_ioctl = nouveau_compat_ioctl,
  555. #endif
  556. .llseek = noop_llseek,
  557. };
  558. static struct drm_driver
  559. driver = {
  560. .driver_features =
  561. DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
  562. DRIVER_GEM | DRIVER_MODESET | DRIVER_PRIME,
  563. .load = nouveau_drm_load,
  564. .unload = nouveau_drm_unload,
  565. .open = nouveau_drm_open,
  566. .preclose = nouveau_drm_preclose,
  567. .postclose = nouveau_drm_postclose,
  568. .lastclose = nouveau_vga_lastclose,
  569. #if defined(CONFIG_DEBUG_FS)
  570. .debugfs_init = nouveau_debugfs_init,
  571. .debugfs_cleanup = nouveau_debugfs_takedown,
  572. #endif
  573. .get_vblank_counter = drm_vblank_count,
  574. .enable_vblank = nouveau_drm_vblank_enable,
  575. .disable_vblank = nouveau_drm_vblank_disable,
  576. .ioctls = nouveau_ioctls,
  577. .fops = &nouveau_driver_fops,
  578. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  579. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  580. .gem_prime_export = drm_gem_prime_export,
  581. .gem_prime_import = drm_gem_prime_import,
  582. .gem_prime_pin = nouveau_gem_prime_pin,
  583. .gem_prime_unpin = nouveau_gem_prime_unpin,
  584. .gem_prime_get_sg_table = nouveau_gem_prime_get_sg_table,
  585. .gem_prime_import_sg_table = nouveau_gem_prime_import_sg_table,
  586. .gem_prime_vmap = nouveau_gem_prime_vmap,
  587. .gem_prime_vunmap = nouveau_gem_prime_vunmap,
  588. .gem_init_object = nouveau_gem_object_new,
  589. .gem_free_object = nouveau_gem_object_del,
  590. .gem_open_object = nouveau_gem_object_open,
  591. .gem_close_object = nouveau_gem_object_close,
  592. .dumb_create = nouveau_display_dumb_create,
  593. .dumb_map_offset = nouveau_display_dumb_map_offset,
  594. .dumb_destroy = nouveau_display_dumb_destroy,
  595. .name = DRIVER_NAME,
  596. .desc = DRIVER_DESC,
  597. #ifdef GIT_REVISION
  598. .date = GIT_REVISION,
  599. #else
  600. .date = DRIVER_DATE,
  601. #endif
  602. .major = DRIVER_MAJOR,
  603. .minor = DRIVER_MINOR,
  604. .patchlevel = DRIVER_PATCHLEVEL,
  605. };
  606. static struct pci_device_id
  607. nouveau_drm_pci_table[] = {
  608. {
  609. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
  610. .class = PCI_BASE_CLASS_DISPLAY << 16,
  611. .class_mask = 0xff << 16,
  612. },
  613. {
  614. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
  615. .class = PCI_BASE_CLASS_DISPLAY << 16,
  616. .class_mask = 0xff << 16,
  617. },
  618. {}
  619. };
  620. static const struct dev_pm_ops nouveau_pm_ops = {
  621. .suspend = nouveau_pmops_suspend,
  622. .resume = nouveau_pmops_resume,
  623. .freeze = nouveau_pmops_freeze,
  624. .thaw = nouveau_pmops_thaw,
  625. .poweroff = nouveau_pmops_freeze,
  626. .restore = nouveau_pmops_resume,
  627. };
  628. static struct pci_driver
  629. nouveau_drm_pci_driver = {
  630. .name = "nouveau",
  631. .id_table = nouveau_drm_pci_table,
  632. .probe = nouveau_drm_probe,
  633. .remove = nouveau_drm_remove,
  634. .driver.pm = &nouveau_pm_ops,
  635. };
  636. static int __init
  637. nouveau_drm_init(void)
  638. {
  639. driver.num_ioctls = ARRAY_SIZE(nouveau_ioctls);
  640. if (nouveau_modeset == -1) {
  641. #ifdef CONFIG_VGA_CONSOLE
  642. if (vgacon_text_force())
  643. nouveau_modeset = 0;
  644. #endif
  645. }
  646. if (!nouveau_modeset)
  647. return 0;
  648. nouveau_register_dsm_handler();
  649. return drm_pci_init(&driver, &nouveau_drm_pci_driver);
  650. }
  651. static void __exit
  652. nouveau_drm_exit(void)
  653. {
  654. if (!nouveau_modeset)
  655. return;
  656. drm_pci_exit(&driver, &nouveau_drm_pci_driver);
  657. nouveau_unregister_dsm_handler();
  658. }
  659. module_init(nouveau_drm_init);
  660. module_exit(nouveau_drm_exit);
  661. MODULE_DEVICE_TABLE(pci, nouveau_drm_pci_table);
  662. MODULE_AUTHOR(DRIVER_AUTHOR);
  663. MODULE_DESCRIPTION(DRIVER_DESC);
  664. MODULE_LICENSE("GPL and additional rights");