platsmp.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * linux/arch/arm/mach-realview/platsmp.c
  3. *
  4. * Copyright (C) 2002 ARM Ltd.
  5. * All Rights Reserved
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/init.h>
  12. #include <linux/errno.h>
  13. #include <linux/delay.h>
  14. #include <linux/device.h>
  15. #include <linux/jiffies.h>
  16. #include <linux/smp.h>
  17. #include <linux/io.h>
  18. #include <asm/cacheflush.h>
  19. #include <mach/hardware.h>
  20. #include <asm/mach-types.h>
  21. #include <asm/unified.h>
  22. #include <mach/board-eb.h>
  23. #include <mach/board-pb11mp.h>
  24. #include <mach/board-pbx.h>
  25. #include <asm/smp_scu.h>
  26. #include "core.h"
  27. extern void realview_secondary_startup(void);
  28. /*
  29. * control for which core is the next to come out of the secondary
  30. * boot "holding pen"
  31. */
  32. volatile int __cpuinitdata pen_release = -1;
  33. static void __iomem *scu_base_addr(void)
  34. {
  35. if (machine_is_realview_eb_mp())
  36. return __io_address(REALVIEW_EB11MP_SCU_BASE);
  37. else if (machine_is_realview_pb11mp())
  38. return __io_address(REALVIEW_TC11MP_SCU_BASE);
  39. else if (machine_is_realview_pbx() &&
  40. (core_tile_pbx11mp() || core_tile_pbxa9mp()))
  41. return __io_address(REALVIEW_PBX_TILE_SCU_BASE);
  42. else
  43. return (void __iomem *)0;
  44. }
  45. static DEFINE_SPINLOCK(boot_lock);
  46. void __cpuinit platform_secondary_init(unsigned int cpu)
  47. {
  48. trace_hardirqs_off();
  49. /*
  50. * if any interrupts are already enabled for the primary
  51. * core (e.g. timer irq), then they will not have been enabled
  52. * for us: do so
  53. */
  54. gic_cpu_init(0, gic_cpu_base_addr);
  55. /*
  56. * let the primary processor know we're out of the
  57. * pen, then head off into the C entry point
  58. */
  59. pen_release = -1;
  60. smp_wmb();
  61. /*
  62. * Synchronise with the boot thread.
  63. */
  64. spin_lock(&boot_lock);
  65. spin_unlock(&boot_lock);
  66. }
  67. int __cpuinit boot_secondary(unsigned int cpu, struct task_struct *idle)
  68. {
  69. unsigned long timeout;
  70. /*
  71. * set synchronisation state between this boot processor
  72. * and the secondary one
  73. */
  74. spin_lock(&boot_lock);
  75. /*
  76. * The secondary processor is waiting to be released from
  77. * the holding pen - release it, then wait for it to flag
  78. * that it has been released by resetting pen_release.
  79. *
  80. * Note that "pen_release" is the hardware CPU ID, whereas
  81. * "cpu" is Linux's internal ID.
  82. */
  83. pen_release = cpu;
  84. flush_cache_all();
  85. /*
  86. * Send the secondary CPU a soft interrupt, thereby causing
  87. * the boot monitor to read the system wide flags register,
  88. * and branch to the address found there.
  89. */
  90. smp_cross_call(cpumask_of(cpu), 1);
  91. timeout = jiffies + (1 * HZ);
  92. while (time_before(jiffies, timeout)) {
  93. smp_rmb();
  94. if (pen_release == -1)
  95. break;
  96. udelay(10);
  97. }
  98. /*
  99. * now the secondary core is starting up let it run its
  100. * calibrations, then wait for it to finish
  101. */
  102. spin_unlock(&boot_lock);
  103. return pen_release != -1 ? -ENOSYS : 0;
  104. }
  105. /*
  106. * Initialise the CPU possible map early - this describes the CPUs
  107. * which may be present or become present in the system.
  108. */
  109. void __init smp_init_cpus(void)
  110. {
  111. void __iomem *scu_base = scu_base_addr();
  112. unsigned int i, ncores;
  113. ncores = scu_base ? scu_get_core_count(scu_base) : 1;
  114. /* sanity check */
  115. if (ncores > NR_CPUS) {
  116. printk(KERN_WARNING
  117. "Realview: no. of cores (%d) greater than configured "
  118. "maximum of %d - clipping\n",
  119. ncores, NR_CPUS);
  120. ncores = NR_CPUS;
  121. }
  122. for (i = 0; i < ncores; i++)
  123. set_cpu_possible(i, true);
  124. }
  125. void __init platform_smp_prepare_cpus(unsigned int max_cpus)
  126. {
  127. int i;
  128. /*
  129. * Initialise the present map, which describes the set of CPUs
  130. * actually populated at the present time.
  131. */
  132. for (i = 0; i < max_cpus; i++)
  133. set_cpu_present(i, true);
  134. scu_enable(scu_base_addr());
  135. /*
  136. * Write the address of secondary startup into the
  137. * system-wide flags register. The BootMonitor waits
  138. * until it receives a soft interrupt, and then the
  139. * secondary CPU branches to this address.
  140. */
  141. __raw_writel(BSYM(virt_to_phys(realview_secondary_startup)),
  142. __io_address(REALVIEW_SYS_FLAGSSET));
  143. }